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1.0 ABSTRACT
This report describes the work performed on NAS9-7429 tc complete the
monolithic module design of a low level signal conditioning system and
extend the capability of a breadboard system to 90 channels. This work
was accomplished over a two-year period for NASA, Manned Spacecraft Center
by the Microelectronics Center of TRW Systems. The modules were combined
with equipment delivered under NA89-4640 and NAS9-5293. The final bread-
board system was assembled, delivered, and tested to *meet specification.
1-1
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2.0
The system resulting fron. this development offers the following
advantages over a discrete component system designed to accomplish similar
electrical functions.
LOME	 We i^^t	 VOI
New System	 2.5 watts	 < 2 lbs.	 < 50 in 
Old System	 180 watts	 45 lbs.	 750 in 
Note the significant reduction in power. This is made possible by the
development of the monolithic signal conditioning amplifier in conjunction
with the power gating techniques incorporated.
The design specifications for th= system and modules are included in
Appendix A.
t3.0 SYSTEM DESIGN
3.1 General Description
The system concept is illustrated in the block diagram of Figure 3-1.
The low level do transducer outputs range from 5 to 200 millivolts full
scale. A signal modifier converts the output of a transducer into a 0 to
+5 volt full scale voltage. I;= may be do amplifier, ac to do converter,
resistance to do converter, or a phase sensitive demodulator, depending
upon the type of sensor (see Section 4).
Transducers, such as strain gauges, are sequentially energized via
GTR gated voltage regulators. Power is likewise gated to signal modifiers,
which are located on or near the transducers, via GMR gated voltage
regulators. In the sequential mode of operation, all the channels are
gated OFF, at any one time, except the channel being monitored. This gating
technique allows the system power input to be significantly decreased.
Since the maximum system sequencing rate is limited by the settling
time of the signal modifiers, provision is also made to gate ON the
modifier and/or transducer power one sample time in advance. This optional
increase in the maximum sequencing rate is accomplished at the expense of
increased power input. (See Section 3.7.)
The outputs of the signal modifiers are multiplexed at a 0 to +5 volt
full scale level and then conditioned into an IRIG specified PAM, PDM, DPDM
wavetrain by the output circuit. The control logic, which operates in one
of two modes, sequential or random access, provides control signals to the
analog switches, power switches, and output circuit. The power source
converts a +28-volt unregulated battery voltage into regulated do voltages.
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It includes a microminiature pulse width modulated power converter.
Some of the inherent advantages of the described microminiature signal
conditioning system are:
1. Low-level (5-millivolt full scale) inputs are conditioned;
2. Excitation power is supplied to transducers, such as strain
gauges;
3. System power input is minimized by gating signal modifier
and transducer power;
4. A signal modifier on each input channel provides flexibility
in the type of analog signal to be conditioned;
5. A signal modifier on each analog input converts all signals
to a high level before multiplexing, thereby minimizing analog
errors normally encountered with long low level signal lines
and low level multiplexers;
6. Crosstalk errors are minimized since all the channels are
gated OFF, at any one time, except the channel. being monitored;
7. The maximum speed of the system can be increased by turning ON
each channel power in advance to the sample time.
See Appendix A for information on comparison with existing systems.
A typical deflection bridge circuit is shown in Figure 3-2 in which
a transducer such as a strain gauge, resistance thermometer, etc., forms
one or more arms of the bridge. Variations in the transducer resistance(s)
produce voltage variations which are amplified by the associated signal
modifier. Bridge impedance levels of 350 ohms, or more, are excited by a
ten volt precise voltage reference source. The bridge output signal levels
under consideration range from 5 to 200 millivolts full scale.
Note, the above discussion does not apply to channels monitoring
transducers such as thermocouples, tachometers, flowmeters, voltage
sources, etc., since no external excitation is required.
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TO THE SIGNAL
MODIFIER INPUT(5-100MV FULL SCALE)
1 LTS
J
s
FROM REFERENCE VOLTAGE SOURCE
Figure 3-2. Typical Deflection Bridge Circuit
Table 3-1 indicates the pertinent specifications for the gated
signal modifiers.
TABLE 3-1. SIGNAL MODIFIER CHARACTERISTICS
Power supply voltages
	 +15 ±0.3 volt
-15 +0.3 volt
Power supply current	 6 +1 ma
Output impedance 	 <1 ohm
Common-mode input voltage
	 <-1 volt to
>+6.0 -volts
Power switching settling time* Case 1
150 µsec if differential 3 db
Frequency response - 10 kHz
Case 2
15 µsec if differential 3 db
Frequency response > 100 kHz
* Settling times include gated regulator response time and assume
a 5 my
 accuracy at the signal modifier output.
3 -4
sThe signal modifier common-mode input voltage is +5.0 volts for
channels monitoring excited transducers. Therefore, assuming an additional
+1 volt for ac common-mode signals, the specification is set at -1 to
+6.0 volts.
The amplifier requires capacitors to shape the 3 db frequency re-
sponse at 10 kHz. These capacitors also limit the settling time to
150 ws ec (Case 1). The settling time is the length of time needed for
the amplifier to settle within 5 niv of its final value measured from
the 50 percent point on the voltage regulator gate input signal. The
settling time is reduced to 15 µsec by removing the differential roll-off
capacitors (Case 2). This simultaneously increases the differential
mode bandwidth and equivalent input noise.
See Section 4 for additional information on signal modifiers.
3.2 Multiplexer
3.2.1 MOSFET Integrated Switch
The MOSFET transistor was chosen as the switching device in the
analog switch matrix because of the following MOSFET properties:
a. The source-to-drain offset voltage in the ON state is zero.
b. The source-to-drain OFF impedance is extremely high (being
limited primarily by the semiconductor leakage currents;:.
C. The gate is isolated from the source and drain by a silicon
dioxide insulating layer. The gate input impedance is
therefore extremely high (>1010 ohms), thereby providing a
high degree of isolation between the analog signal path and
gate control voltage.
The same device was chosen for the power switch matrix because of
the compatibility of logic control signals. Figure 3-3 is the schematic
representation of the integrated five p-channel enhancement mode MOSFET
transistor array. The drains are connected in common with the sources and
gates brought out separately. The Zener diodes connected to the gates
protect the NOS devices from catastrophic gate breakdown due to accumu-
lated static charge.
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sFigure 3-4 shows the integrated circuit assembly drawing of the TRW
MOSFET array. Note that the protection diodes are placed just below the
top row of interconnection pads. P 2 is used to make contact with the
substrate via the top of the lie. Pads P 4 , P 6 , P 8 , P 10 ,
 
and P 12 are
gates. Pads P3 , P 5' P 7 , P 9 , and P11 are sources. P 1 and P 1 are the
common drain connection. The small pad near the MM-1 identification mark
is used to measure the breakdown charac,eristic of the gate.
The measured minimum/typical/maximum parameters are compared with
the system design specifications in Table 3-2. Note that every measured
worst-case parameter is better than the specified value. The following
definitions apply to Table 3-2.
VDS	 a DC drain-to-source voltage at saturation
VDS(ON) - Drain-to-source ON resistance
BV
DSS - Fain-to-source breakdown
BVGSS = Gate-to-source breakdown
BVSDS - Source-to-drain breakdown
VGST = Gate source threshold voltage
IDSS - Drain leakage current
ISDS - Source leakage current
IGSS - Gate leakage current
CSSb = Source-to-substrate capacitance
Cdsb	 Drain-to-source capacitance
Cgsb	 Gate-to-source capacitance
gFS	 = Transconductance
An equivalent circuit of the MOSFET is shown in Figure 3-5.
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ETABLE 3-2. SUMMARY OF TEST DATA - MOSFET'S
FOR USE IN MMG GATE CIRCUIT
T = ZS 'jC unless noted otherwise.
Characteristic	 Conditions
Meas-irec Vai—,
:i­­ :.	 rypicai 1A.XiM in.
v D5(Afset) ID 100na
r DS(on) V CIS I5V'	 IDS	
IOC) , , A x_500:: 350.: 4-,
BVDI;,r
11)
 
l0i.A, V GS	 0 3-, 4(
45
13V G
's 5 1G5
 - 10,A, V 
I) S = 0
BV 
SDS
Is _10I. A. V GD _ G
40 v
V GST
V 
CS
V DS' ID = -10;A Z) v 3. 45 v
3. 6 v
ID55 V I)$ - 5V' VGS	 (), T	 105'C W J '.& ;" na 75 t.a
82 na
I 5D5
V SD -5V, V CD	
0, T	 10 5c(, =60 ::a 4 -'	 :is 6C na n.
I
%,
_lSV' v	 0, T	 105"C I
G SS
(; ^
DS
C SS)" V"913
 -IV. V GSB	 V DSI3 ' 
U pf 3.09 pf Note 1 1.5n pf
Cdob
V 
DSB
-IV, V C
' SD o 
V 
SSD 2 5 pf 3. ZZ :d
Note 4 3. Z6 pi
Ciab V GSB
-IV. V SSB	 V I)SB = 5 pf J. 20 pf Note 4
j	 ot, pf
9FS V DS - 10, v CS1	
10 Not Rsq lc I Z1J6 .mhos 1700 ..mhos ZZ00 omhos
VGS2	
11
AVGS	V CS1 - V GS2
Notes:
1. Values negligible; too small to measure an existing equipment
2. Substrate connected to GND for all tests,
3. Since actual breakdown is destructive, units were checked for braak .,4 owns e 35 %.'Ato
4. Insufficient number of samples to determine typical -aiueb.
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Figure 3-5. MOSFET Equivalent Circuit
3.2.2 Analog Multiplexe. (See Appendix B for additional information)
The analog switch matrix shown in Figure 3-6 is a parallel-to-serial
converter which connects the input of the PAM circuit to the outputs of the
88 signal modifiers, one at a time. It functions as a single pole,
eighty-eight position commutator. The analog switch matrix is divided
into a three-level. AND function and is controlled by the same three-digit
octal code which controls the power switch matrix. Only one signal
modifier is connected to the PAM circuit at any one time, for both the
sequential and the parallel modes of operation. Figure 3-7 shows the
timing diagram for the sequential mode of operation. The analog switch
matrix introduces less than 0.1 percent error in the analog signal being
conditioned.
Figure 3-8 shows a section of the analog switch matrix which will be
used to discuss the worst-case performance. The primary factors con-
tributing to analog errors are offsets due to leakage currents and
attenuation due to ON resistance. Assuming that Q l , Q2 , and Q3 are ON
and all other MOSFET are OFF, the equivalent schematic of Figure 3-9 is
used to calculate the worst-case offset due to leakage currents.
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C
FROM 88
SIGNAL
MODIFIERS TO PAM
r
r^
3 LINES 8 LINES 8 LINES
(Zk)	 (Yi )	 ( X ; )
OCTAL CONTROL SIGNALS
Figure 3-6. Analog Switch Matrix Block Diagram
SIGNAL MODIFIER
RT 
	 to
	
t 
	 t2	 t3	 t :	 t 	
tN-1 POSITION
I	 I	 I	 I	 I	 I	 I
TIME
HIGH R T
	o 0 0	 0
LOW RT
L-1- 0 0 0	 1 1
0 0 0	 2
0 0 0	 3
0 0 0 —,L---
	
N
Figure 3-7. Analog Switch Matrix Aiming Diagram
for Switching Mode
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VO
R 1 > 5x 106
 OHMS
(PAM OUTPUT
CIRCUIT)
ISDS
VI
The five-channel MM-1 circuits are organized so thac each group of
eight devices in the X level and the associated Y level device are
mechanized with two flat packs.	 The X and Y levels are therefore mechanized
Il with 22 flat packages, with one unused device contributing to leakage
I
I
currents for every two packages. 	 This explains the eight I SDS current
component.	 The Z level is mechanized by one MM-1 flat package, explain-
ing the four I SDS current component.
1--------
I
I
O 1	 02	 Q3	 I
TYPICAL SIGNAL
	 I	 —
MODIFIER	 I
--	 I
I
II	 r	 I0	 1	 1	 (2 TOTAL)	 I PAM OUTPUT CIRCUIT
J
0
— —
a	 b(8 TOTAL)	 (8 TOTAL)
Figure 3-8. Section of Analog Switch Matrix
Figure 3-9. Worst Case Leakage Current Equivalent Circuit
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0The xorst-case offset error voltage caused by leakages (at 1050C)
is expressed as:
AV^ =	 Offset error
=	 I I V DS(ON) + 1 2 V DS(ON) ~ 13VDS(ON
(1 1 	 2 T 13)VDS(ON)
%% here
13 1SDS + 41 SDS	 51SDS
I 2 =	 I 3 + 81SDS	 IDSS = 13I SDS + IDSS
I I =	 I 2 + 9ISDS + IDSS = 22 ISDS +	 IDSS
such that
V _	 (40ISDS r 3IDSS )VDS(ON)	 (3-1)
assuming
ISDO °CIDSS = 200 na at 105
RDS(ON) =	 500 ohms
k'j	 IV( =	 8. 6 my = 0. 17 error (with reference	 (3-2)
to a + 5 volt full scale signal)
The gain error due to resistive divider attenuation is expressed
as:
G	 = gain error, attenuation factor due(	 to the analog switch matrix
RI	
_z	
R1	 (3-3)
R 1 + Rf, + 3VDS(ON)	 R1 + 3VDS(ON)
0. 997, assuming R 1 a 5 x 10 6 ohms
VDS(ON) = 500 ohms
Error due to G# = 0. 03 percent	 (3-4)
The timing of the gate drive signals creates a short duration over-
lap (approximately 400 nanoseconds) as the analog switch matrix switches
from one channel to the next. This overlap is desirable as it provides a
consistently low source impedance for the PAM Output Circuit. If this
3-13
88 PARALLEL
OUTPUTS TO
GTR AND GMR
REGULATORS
+, VOLTS
INPUT
4
r^
overlap did not exist, the PAM Output Circuit could lockup due to a
transient open source impedance. The reason for this overlap is described
in Section 3.2.3.
The issue of maximum commutating speed is covered in Section 3.7.
3.2.3 Power Multiplexer ;See Appendix D for additional information)
The power switch matrix shown in Figure 3-10 is a serial-to-parallel
converter which distributeE +5 volts through a series impedance to 88
outputs, one at a time. It functions as a single pole, eighty-eight
position switch. The 88 outputs are used as gating signals for the GTR
and GMR gated regulators.
The power switch matrix is divided into a three level AND function
and is controlled by a three digit octal code received from the control
logic block. Each output of the power switch matrix measures either an
open circuit (>100 megohms) or a low impedance (< 2K ohms) to +5 volts.
When a power switch matrix output is connected to +5 volts, the regulator
which is connected to that output is turned ON. Only one output is
connected to +5 volts at any one time for both the sequential and the
parallel modes of operation. The timing diagram of Figure 3-11 shows the
outputs in the sequential mode of operation.
3 LINES 8 LINES
	 8 LINES
( z  )	 (' Y  )	 ( X i )
OCTAL CONTROL SIGNALS
Figure 3-10. Power Switch Matrix Block Diagram
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IC
RO
t0	 t 	 t2	 t3 	t4
I	 I	 I	 I	 I
TIME
HIGH RO
LOW R O TO + 5 VOLTS
OUTPUT POSITION
t 
	 tN+l
I	 I
0 0 0	 0
C)
0 0 0	 1
o U 0	 2
0 0 0	 3
O o o	 l^	 N
Figure 3-11. Power Switch Timing Diagram for Switching Mode
Figure 3-12 shows an X-Y-Z level and function of the power switch
matrix, together with the MOSFET drivers and the gated regulators.
The circuitry associated with switching channel 64 is shown. Included
is an option of simultaneously turning on channel 65 GTR and/or GMR
regulators for preheating the next channel. This subject is discussed
also in Section 3.7. Four gated regulators are shown because this
represents a worst-case design configuration.
The resistor values were chosen, on the regulator gate inputs, to
insure adequate base drive under conditions of:
a. +5 volt supply voltage minimum of +4.5 volts
b. Maximum MOSFET ON resistance of 1500 ohms
C. Minimum temperature of -400C, producing maximum VBE voltage
d.	 Maximum resistance values of 10 percent high
The turn-off time of the LSG circuit is approximately 400 nanoseconds
longer than the turn-on time. There arises, therefore, cases in which
3-15
GATED REGULATORS
-- -- ---- — — —,I	 I
XMOSFET +5	 Z LEVEL Y LEVEL	 LEVEL	
I	 30K	 --	 I
SWITCHES 	 GTR
	
20K	 CH 64
	
Z,	 Y0	 X0	 I
L------------J
-- - - - - - - - - - - ,
30K
LEVEL SHIFT
(	 I	 GMP.GATES 
^	 20K	 CH 64	 II	 I
	
64	 3:	 1	 L--- ---------J
	
N-1	 16	 2	
—
INTINH 32
	
4	 r—'--------- —,
^	 30K	 --	 ^
I	 GTR	 I
I	 20K	 CH 65	 II	 I
OPTIONAL	 L------------J
CONNECTIONS
I	 30K	 --	 I
GMP
	
20K	 CH 65
* See Appendix D for Alternate	 I	
I
Techniques
	
L-------- ----J
Figure 3-12. Section of Power Switch Matrix and Associated Circuitry
crossover pulses turn on the regulators for a short period of time.
(Pulses of a few microseconds duration are observed at the regulator
outputs.) For instance, if the Z 1 and YO lines are turning on while the
X  is turning off, there will be approximately a 400 nanosecond period
in which all three MOSFET transistors are turned on. This overlap con-
dition is not desirable in the power switch i..:rrix, but it is needed in
the analog switch matrix for reasons expalined in Section 3.2.2. As
long as these false ON pulses are very short duration, there will not be
a significant increase in system power consumption or any operational fault.
This condition is, therefore, not considered a problem.
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3.3 Control Logic (See Appendix E for additional information)
3.3.1 Logic Design
The control logic block shown in Figure 3-13 provides digital control
signals for the power switch matrix, analog switch matrix and PAM, PDM,
DPDM output circuits. Modes of operation include sequential or random
access channel selection, and internal or external control. If all the
logic inputs are disconnected, the programmer will automatically sequence
through all the channels at the specified sampling rate of 900 Hz. All
logic input signals are of the type that require an equivalent of a switch
closure to ground for the active level and an open line or positive volt-
age for the normal level. All digital signals entering or leaving the
programmer are short circuit proof and may be shorted either to ground
or to each other without damaging the programmer.
INTERNAL/EXTERNAL CLOCK
EXTERNAL CLOCK
INTERNAL/EXTERNAL STROBE
STROBE OVERRIDE
EXTERNAL STROBE
MODE CONTROL
SEQUENTIAL START OR f
PARALLEL ENTRY	 l
SEQUENTIAL STOP J
(7 LINES)	 1
STOP OVERRIDE
Figure 3-13. Control Logic Input/Output Signals Block Diagram
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tt
The description of the control logic input/output ,;ignals is as
follows:
a.	 Inputs
Note: Unless specified otherwise, the following specifications
apply to all digital inputs:
Logic 0 level: 0 +0.5 volts
Logic 0 load:	 150 ^A maximum to 5.5 volts maximum
Logic 1 level: Disconnected or at 5 +2 volts
Logic 1 load:	 5 4A maximum to GND
INT/EXT CLOCK	 Logic level used to select between an
internal or external source for the
clock signal which determines the basic
channel scan rate. Logic 1 selects the
900 Hz internal clock; logic 0 selects
the signal connected to the EXT CLK input.
Logic 1 load: 10 pA maximum to GND;
logic 0 load: 300 4A maximum to 5.5
volts.
EXT CLOCK	 When selected by the I'V EXT CLK line,
this input provides the block signal
which determines the basic channel
scan rate. Programmer steps to next
channel on transition from logic 1 to
logic 0. Minimum vulse duration at
logic 1 level: 400 ns. Frequency range:
do to 100 kHz.
INT/EXT STROBE	 Logic level used to select between an
internal or external source for the
strobe signal used to sample the analog
voltage. Logic 1 selects the internal
strobe derived from the clock signal;
logic 0 selects the signal connected to
the EXT STROBE input. Logic 1 load;
10 ^A maximum to GND; logic 0 load;
300 ^yA maximum to 5.5 volts.
STROBE OVR Overrides strobe inputs by providing a
continuous active level for the STROBE
signal. Logic 0 is override condition,
logic 1 has no effect on programmer.
EXT STROBE	 When selected by the INT/EXT STROBE line,
this input provides the strobe signal
used to sample the analog output voltage.
;;ampling will occur when the signal is
at the logic 1 level.. Minimum pulse
3-18
}duration at logic	 1 level:	 400 ns.
Frequency range:	 do to 100 kHz.
M0D2 CONTROL Inhibits scanning when at the logic 0
level.	 No effect on programmer when
at logic	 1.	 Logic	 1 load:	 10 pA
maximum to GND;	 logic 0 load: 260 ;yA
maximum to 5.5 volts maximum.
SEQUENTIAL START Seven-bit binary input data.	 During
or parallel mode operation,	 the programmer
PARALLEL ENTRY monitors the channel corresponding to
the code set :+ p_by_these 7
	
lines,	 but
only when the PAR LOAD signal is acti-
vated.	 In serial mode operation,	 the
start channel corresponds to the code
set up by these inputs.	 Logic	 1 level =
binary 0,	 logic 0 level	 - binary 1 (false
inputs).
PARALLEL LOAD In parallel mode operation,	 this signal
is used in conjunction with binary input
data bl-b64. Signal is normally at logic
1 and pulsed to logic 0. 	 Binary inputs
will not effect programmer unless PAR LOAD
f is as logic 0 level.	 Minimum pulse
duration at logic 0 level: 400 ns. 	 Fre-
quency range:
	 do to 100 kHz.	 Binary
inputs must be static during pulse inter-
val.	 Logic
	
1 load:	 5 ^.A maximum to
GND,	 logic 0 load:	 1.6 WA maximum to
5.5 volts maximum.
SEQUENTIAL STOP	 Seven-bit binary stop code. In serial
mode operation, the programmer stops
on the first channel after the channel
corresponding to the code determined by
the state of these lines. Since the
programmer automatically restarts itself,
this code corresponds to channel N-1,
where N is the last channel in a con-
tinuously repeating cycle. Logic 1 le-el =
binary 1, logic 0 level - binary 0 (t.ue
inputs) .
STOP OVERRIDE	 Overrides stop code selected by S1-S64.
Logic 0 causes erogrammer to cycle from
start channel all the way through to last
channel (channel 127). Logic 1 has no
effect on programmer.
3-19
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b.	 Outputs
Note: Unless specified otherwise:, the following specifications
apply to all digital outputs:
Logic 0 level: OV minimum to +0.45 volt maximum
Logic 0 load: 10 mA maximum to +7V maximum
Logic 1 level: 2.5V minimum 5.5V maximum
Logic 1 to logic 0 transition (90 to 10X): 500 ns
maximum with 100 pF to GND
Logic 0 to logic 1 transition(10 to 907'.): 2 pi maximum
with 100 pF to GND
INT CLOCK OUT	 Continuous 900 Hz 50 percent duty cycle
square wave. Can be used for synchroniza-
tion purposes or for test signal. When
programmer scan rate is controlled by
internal clock, programmer steps from
one channel to next on logic 1 to logic 0
transition of this signal. If PAM is
used, analog data is sampled during
posit_'.ve half of INT CLK OUT waveform.
STROBE	 Controls analog data sample period in
PAM output circuit. When strobe is
 logic 1, PAM circuit samples analog
signal. When strobe is logic 0, PAM
circuit is 0 volts.
X, Y, Z OCTAL	 Three digit octal code which controls
CONTROL SIGNALS	 power and analog switch matrices. Unique
channel position, 0 through 127, desig-
nated b y
 this code. Logic levels shifted
to be compatible with switch matrices
requirements. Logic 1 = +5 +2 volts.
Logic 0 = -15 +1.5 volts.
COUNTER BINARY OUT
	 Seven-bit binary code which indicates
present channel position. Normally
connected as required to stop inputs
(S1-S64), these seven lines may be con-
nected also to an external display, etc.
which can then monitor the position of
the programmer. Logic 1 = binary 1,
logic 0 = binary 0 (true outputs).
SYNC GUT	 Used to synchronf.ze PAM output to
external test equipment. This signal
is a positive pulse occurring during
the last half of channel N-1 and both
halves of channel N, where N is the last
-	 channel before restarting. Positive
logic - logic 1, normal level - logic ).
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The major subsections of the control logic as shown in Figure 3-14
are:
a. Internal multivibrator and clock select logic
b. Seven-bit binary sequence counter
C.
	
Octal decoder and level shifter
d. Parallel input control
e. Sequential start-stop control (includes output buffers, N-1
coincidence circuit, and parallel input gates)
f. Strobe circuit
Particular attention has been given to the choice of logic elements
or basic building blocks. Low-power diode-transistor logic (DTL) in the
form of NAND gates is used throughout the control logic (1 mw per gate,
4 mw per flip-flop). This provides high noise immunity as well as
e:ccellent speed characteristics. (See Appendix E for proposed modifica-
tions).
The master-slave technique is employed with the flip-flops so that
all logic throughout the system is directly coupled and does not require
specific rise and fall times. Since no ac coupled inputs are used, the
operation of the logic depends only upon voltage levels. Therefore,
the system behavior is relatively independent of waveshape, requiring
only that the proper voltage levels be maintained. All outputs employ
buffer amplifiers to increase their drive capability and to isolate
externally generated noise from internal logic. All inputs are short
circuit proof. A brief description of each section follows.
The internal multivibrator clock oscillates at 1800 Hz 3 percent
and drives a divide-by-two flip-flop, as shown in Figure 3-15, to
develop a 900 Hz clock signal. The resultant channel period in the auto-
matic sequential mode is 1110 sec and the programmer frame rate is
10 frames per second. Buffer amplifiers isolatethe fli-flop output from
the INT CLK OUT. An INV EXT CLK signal selects the internal or an external
clock. Switching rates up through the 100 kHz can be used via the external
clock input.
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0Although it is not required by the sequence counter, the CLK output
is used elsewhere by the strobe circuit, and thus the multivibrator output
is chosen twice frequency and divided by two in order to obtain the precise
50 percent duty cycle CLK line required by the strobe circuit. By select-
ing the external clock, a means for synchronizing the scan rate of the
programmer to external equipment is afforded.
The heart of the control logic is the sequence counter, shown in
Figure 3-16. Its function is to generate coded outputs used by the
decoder and output buffers to determine which channel has been selected for
connection to the output circuits. As a synchronous serial-carry binary
counter, it uses seven do flip-flops to generate 14 binary coded lines
(7 true, 7 false) which are fed to the decoder and output buffers. Use
of a synchronous carry (clocked) technique, rather than a ripply carry,
effectively eliminates the unwanted decoding spikes caused by the delays
i nherent with a ripple carry counter. The counter may be advanced
serially one bit at a time (and, consequently, one channel at a time) by
trigger pulses occurring on the CTR INPUT line, or alternatively, it
may be jam-set to any binary code by energizing the appropriate outputs
of the parallel input gates. The only restriction to controlling the
counter is that the serial and parallel inputs do not occur at the same
time. Note that with seven hits the counter can assume up to 128 unique
states, thus corresponding to a maximum of 128 channel6.
The outputs of the courter are connected to the octal decoder, as
described in the previous paragraph and shown in Figure 3-17. The decoder
takes the first three least significant bits and converts them into an
octal number between 0 and 7. At the same time, it level shifts the
IL
	
signals to voltage levels that are compatible with the MOSFET switch
matrices. These eight output lines are designated XO through X7.
Similarly, the next three bits are converted to eight liners designated
YO through Y7, while the last, most significant bit is converted to lines
labeled ZO and Z1. By combining one X line, one Y line, and one Z line
in an AND arrangement, such as is done in the switch matrices, it is
possible to decode the original seven bits into 128 unique lines.
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0The sequence counter is controlled from either parallel or serial in-
puts. When operating in the parallel mode, the serial input is inhibited
and all changes to the state of the sequence counter must occur by jam-
setting (forcing the counter to assume a selected one/zero code) to the
desired channel number as determined by the parallel input gates. These
gates are used to transfer a 7-bit input code into the counter whenever
the GATE ENABLE line is energized. In the parallel mode of operation, the
GATE ENABLE line is activated whenever the PARALLEL LOAD line is activated,
and in this capacity serves as a strobe on the input lines, thus preventing
unwanted switching transients from adversely affecting the sequence counter.
The absence of the strobe also serves to disconnect the parallel input
lines from the counter in cases where the input lines are changing, but it
is not desired to change the state of the counter.
In the sequential (or serial) mode of operation, the sequence counter
is advanced serially one channel at a time by performing a countdown of
the trigger pulses occurring on the CTR PdPUT line. The CTR INPUT line
is logically equivalent to the CLK signal, except that it can be gated
OFF by an internal or external inhibit line. Either internal or external
clock pulses are used to generate the CLK pulse train, which, in turn,
generates the CTR INPUT trigger pulses. Selection of clock sources is
provided by choosing the proper logic level for the INT/EXT CI:OCK line.
The outputs of the sequence counter are connected through buffer
amplifiers to an external connector. Furthermore, the inputs to the
N-1 coincidence circuit are also made available at the external con-
nector. Normally, external connections are made between the buffer
amplifiers and the coincidence circuit. The coincidence circuit will
generate three outputs (SYNC, INT INH, RESTART) whenever its inputs are
all equal and at their active level. This means that by proper election
of external connections, the coincidence circuit can be made to generate
its outputs on any channel corresponding to the code provided by the
buffer amplifiers. The SYNC output is used by the strobe circuit and the
analog output circuits in order to generate the required PAM, PDM format.
The INT INH output is used to inhibit the CTR IN signal during the time
interval set aside for jam-setting the counter from the parallel input gates.
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The RESTART output serves the same purpose during serial operation as the
PARALLEL LOAD line does during parallel operation; it generates the GATE
ENABLE signal which in turn causes the counter to set to the code connected
to the seven input lines of the parallel input gates. This action occurs
during the time i-lterval corresponding to the second channel after that
selected by the N-1 coincidence circuit. To illustrate this operation,
suppose the binary code for channel 88 is connected to the N-1 coincidence
circuit, and the code for channel 00 is connected to the parallel input
gates. Then, the operation is as follows: The sequence counter will
advance to channel 88 (the Nth-1 channel), continue on to channel 89
(the Nth or stop channel), and then restart on channel 00 (the Nth +1 or
start channel). It will continue to advance one channel at a time from 00
to 89 and then repeat the cycle. Thus, by programming the binary code at
the inputs to the N-1 coincidence circuit and the parallel input gates,
the programmer can be made to scan any number of channels between a
selected start channel and a selected stop channel.
The strobe circuit generates the STROBE command fed to the analog
output circuits. Its function is to sample the analog data during the 	
i
time that it is in its active state. For the PAM format, this occurs 	 }
during the second half of the each allotted channel period. For other
formats, the strobe may vary from this 50 percent duty cycle. It is the
function of the strobe circuit to permit maximum Flexibility in selection
of the proper strobe circuit.
The strobe circuit consists of an OR gate and a strobe select logic.
The OR gate combines the CLK signal (which may be generated either
internally or externally as described earlier) with the SYNC signal
(active during the last half of channel N-1 and both halves of channel
N) in order to provide the signal INT STROBE. The SY15C signal is required
in order to be compatible with PAM measurements. The strobe select logic
produces the strobe output signal which is logically equivalent to either
the INT STROBE or to an externally connected EXT STROBE signal. Selection
of strobe sources is provided by choosing the proper logic level for the
INT/EXT STROBE line. An additional input to the strobe select logic
will override the internal or external strobe and produce a steady active
output for the strobe line. This permits sampling analog data on a 100
percent basis.
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3.3.2 Circuits
The Power Programmer control logic is constructed using four basic
digital building blocks. All four are manufactured by Fairchild Semi-
conductors and are available as off-the-shelf items. Two of the four,
the 9040 flip-fl.op and 9042 dual NAND gate, are from the LPDTpL series
specifically designed for low power applications, such as required by the
Power Programmer. The other two, the 946 quad NAND gate and the 933
dual extender, are from the DTµL series. The manufacturer's specifica-
tions for all four circuits are included as part of this report and
contain all pertinent information as to pin connections, physical size,
electrical parameters, etc. The description that follows will therefore
be limited to only those features which are not contained on the circuit
spe-,ificati.n sheets. In certain cases, sections of the specifications
will be repeated, but only for clarification purposes.
3.3.2.1 9040, 9042 LPDTuL Circuits
The 9040 clocked =lip-flop and 9042 dual 3-input NAND gate are both
described in the composite LPDTµL low power diode transistor micrologic
specification sheet. Page 2 contains the circuit diagram, pin connections,
and truth tables for the clocked flip-flop. Page 4 contains similar data
for the dual 3-input NAND gate. Both of these circuits utilize a modified
DTL circuit as their basic element. The significant feature about these
circuits is their power dissipation; the flip-flop dissipation is
typically less than 4 milliwatts, while the NAND gate is typically less
than 1 milliwatt. This property along with the excellent noise immunity
(guaranteed greater than 450 millivolts) were the two main reasons for
choosing the Fairchild LPDTµL series for use in the Power Programmer.
Operation of the NAND gate is such that if all three inputs are high
(i.e., > 3 v) the output voltage is low (i.e., < 0.5 v). Since the Paver
Programmer uses the positive logic convention, i.e., logic 1 = high
voltage, logic 0 = low voltage, this means that the NAND gate output is at
logic 0 only when all three inputr are at logic 1. If any one of the three
inputs is at logic 0 (< 0.5 v), the NAND gate output will be at logic 1
(> 3 v). Note that because the circuit is constructed using the modified
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DTL circuit an input connection disconnected is the same as a logic 1.
Thus, if one input is high and the other two inputs disconnected, the
NAND output will be at logic 0.
The 9040 clocked flip-flop (see page 2 of specification sheet) is in
reality two flip-flops connected in a "master-slave" combination. The
flip-flop is capable of operation in either the J-K or R-S mode, both of
which are described in the truth tables shown on page 2. The flip-flop
will operate in either a synchronous or asynchronous mode. In the
synchronous mode, data is entered through the set (S 1 , S 2 ) and Clear
(C 1 , C 2 ) gates. This ir shown in Figure: 3-18 which is a more detailed
drawing of the basic flip-flop symbol, as shown on page 2 of the specifi-
cation. During the time the clock pulse (CP) is at logic 1, data on the
Set and Clear inpuLs is transferred to the "master" flip-flop. When the
clock pulse transition from logic 1 to logic 0 occurs, this data is
transferred from the master flip-flop to the slave flip-flop. In the
asynchronous mode, unclocked data is entered directly via the Set Direct
(S D ) and Clear Direct (C D) inputs. These inputs are activated when brought
to the logic 0 level and will override the conditions present on the
clocked inputs. Note a logic 0 on both inputs simultaneously is a for-
bidden condition.
Figure 3-18. 9040 Clock Flip-Flop Schematic
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3.3.2.2 946 Quad Gate
The 946 Quad 2-Input Gate is used in the Power Programmer as an
output buffer or power NAND gate. Used as a power NAND gate, it can
drive up to 24 LPDTNL circuits. As an output buffer amplifier, it has
the capability of providing up to 10 milliamps of sink current to external
circuits. Its logic operation is identical to that of the LPDTµL NAND
gate, except that it has only two inputs instead of three.
3.3.2.3 933 Dual Extender
This circuit consists of two sets of four diodes, each set having its
common anodes tied together. It is used to extend the number of input
terms of the 9042 NAND gate. It is used only once in the Power Programmer,
to extend the inputs to the N-1 Coincidence Circuit (see Dwg. X235498,
Logic Diagram, Power Programmer). Complete specifications for the diode
characteristics are given on the manufacturer's data sheet (see Appendix G).
3.3.2.4 Multivibrator Clock
Significant improvements in performance characteristics can be
obtained by making relatively simple changes to a conventional astable
multivibrator. The circuit illustrated in Figure 3-19 exhibits greatly
improved temperature and power supply frequency stability while at the
same time produces a longer time interval for the same (:apacitor size
then a conventional nn,ltivibrator. in addition, power dissipation is
minimized due to built-in emitter foliowers since waveforms are not
deteriorated even with large values of collector resistors.
The circuit consists of a modified astable multivibrator coupled to
an output luffer amplifier. The multivibrator operates as follows. Assume
Q 1 on, Q2
 off. Q2 will begin to turn on as soon as R 5 has charged C 1 to
a voltage greater than the forward drop of three base-emitter diodes,
(Q2' Q4' and Q6). The voltage at the collector of Q 2 then decreases
rapidly toward ground. This negative charge in voltage cuts off Q 10 and,
in addition, is coupled through capacitor C 2 and diode-connected transistor
Q8
 to the base of transistor Q 5 . Since the base of Q 5
 is more negative
than ground, the base-emitter diodes of Q 5 , Q3 , and Q 1
 are reverse
biased and Q l
 cuts off. Q 1 off enables R 1
 to supply current to Q9 whi4;:i
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0
vDD(+16)
a
R1 9 k Q1} TA-01R2 12	 k Q2
R3 57 k
R4 it	 k Q4 TA-01
R5 120 k
R6 120 k Q5} TA-01R7 39 k Q6
R3 30 k
R9 9 k Q8} TA-01
R10 9 k
Cl 3300 pF QQ9} ':A-01
C2 3300 pF
Q1l TA-01
Q
i4} TA-0l
Figure 3-19. Astable Multivibrator
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0in turn supplies current through C 1 to the base of Q 6 . This current
reinforces the original drive current through R 5 , thus creating regenera-
tive positive feedback. This condition will remain until R 6 charges C2
to a voltage greater than the forward drop of the base-emitter diodes of Q1,
Q3 , and Q 5 . At this point, Q1 begins to turn on and the entire switching
process is repeated, resulting in Q1 on, Q 2 off, and so on.
Q 5 and Q 6 function as emitter followers which serve to increase the
current gain and thus minimize the required drive current produced by
R6 and R5; respectively. In addition Q 5 's reverse base-emitter voltage
Lreakdown, in series with that of diode Q 3 and the base-emitter of Q 1 , is
sufficient to prevent unwanted zener breakdown when the base of Q 5 is
driven negative with respect to ground. The same argument applies to Q6,
as rapidly as possible without consuming excessive power as in the case
of low value Q1 and Q2 collector resistors. Diodes Q 7 and Q8 , in addition
to providing a path for discharge of C 1 and C 2 , help co minimize frequency
changes with power supply and temperature variations by compensating
the forward drop of diodes used elsewhere in the circuit. Transistors
Q 11' Q12' Q13' and Q 14 , along with resistors R7 , R8 , R 10 , and R9 , are
used to form a conventional DTL inverting amplifier. When the collector
of Q2 (i.e., the output of the multivibrator) is near ground, Q 14 is off
and the amplifier output is at Vcc . Conversely, Q2 =ff turns Q14 on the
amplifier output is at ground.
Stability of the multivibrator frequency with respect to temperature
and power supply variations is achieved by use of diode compensation.
This can be seen by observing the expression for the time interval during
one-half of the multivibrator cycle. During the time interval when Q1 is
cn, this expression is given by
2V
cc V BE2(sa 1+ V BE4 sat } V BE6 sat J
T 1 = R 5C 1 In	
Vc,: I V BE2(t]i) + VBE4(th))
I^V BE9(sat) + V BE i sat + V CE1 sat
+ VBE(th)
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A corresponding equation can be written for T 2 , the time interval when
Q 2 is on. For symmetrical components, T 1 = T 2 and the overall frequency
is simply
f _	 1	 - — 1^	
-
I
Ttotai	 T 1 + r 2	 1 1
The important thine to note about Equation ( ) is that for
V	 = u BE2(sat) } V BE4(sat) - V BEb(sat)	 V BE9(sat) ~ VBF.7(sat)
+VCE1(zat) = V BE2(th) I V BE1(th) + VBE6(t.h)
(A reasonable assumption considering all diodes and transistors
are processed simultaneously. ) Equation ( ) tht-n rcdotes to
'  2To = R 5C 1 In Vcc _ V, = R 5C 1 In 2 = 0. 0.1 R 5C 1
cc
The result is that the time interval T 1 is independent of both 
Vcc 
and
VBE voltages, depending only upon the values of R ; and C 1 . A similar
condition exists for T2 ; thus the overall period 
Ttotal 
is dependent only
upon R 5 , R6 , C 1 , and C2.
This circuit was delivered in discrete component form.
3.3.2.5 Level-Shift Gate
The basic circuit configuration of the level-shift gate (LSG-05) is
shown in Figure 3-20. The circuit is a dual, three-input modified DTL
level shift NAND gate consisting of an input diode gate, a common-base
PNP-NPN combination pair, level-shift stage, and an NPN output inverter.
In addition to providing three-input gating, the LSG-05 is designed
specifically for converting standard DTL logic_ levels into the levels
(7)
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Figure 3-20. Level Shift Gate (LSG-05) Schemar.;c
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required to drive the MOS multiplex gates. Since the output inverter is
switched between +5V and -16V, the substrate must be biased at -16 volts.
Two output drive options are provided on the LSG-05 circuit. For
cases where the load capacitance is small, the V
XX 
terminals are left
open. This results in an output rise time dependent upon (R 5 + R6 ) XCG.
For larger load capacitance, and in cases where power cons-option is
not critical, the Vim, terminals are shorted to the VY, terminal producing
an output rise time dependent only upon R 5 k CG'
Figure 3-21 shows the integrated circuit assembly drawing. The
Plectrical specifications are included in Table 3-3.
The following definitions apply to Table 3-3.
VOL Output low voltage, with maximum current 1 into output
	
VOH	 Output high voltage, with maximum current I-
flowing out of output
I 	 Reverse input diode current with maximum input
reverse voltage applied
	
IF	Forward input diode current
I	 Short circuit output current to V
	 , with one or
	
SC	 more inputs at GND
	
BB
	
IVCXY	 Power supply current measured as sum of currentinto Vcc, Vim, and V Y
 pins when all three are
tied together and all 'inputs 	 are open
I	 Power supply current flowing out of V BB pin
	
VBB	 with all inputs open
	
tpd+	 See waveform below
	
tpd -	 See waveform below
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Figure 3-21. Level-Shift Gate (LSG-05) Assembly Drawing
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TABLE 3-3. LEVEL SHIFT GATE ELECTRICAL SPECIFICATIONS
Test Lin lit s Conditions
Symibul Min Max 10	 3O	
N
cc'
V
yy V..\S I'M 11\1 ,1X2 VI\3
t0l_ -14.7\' 4 ma	 •4. 5V A. 5v -15.2 •2.5 2	 S • 2 	 5
VOHI -3.OV -10µA	 -4.5 -16.14 4, -
	 4 5 -AS
`0112 -3. U\ -100µA	 -4.5 -4.5 -10. 45 .	 4 5 ¢G
I III 10 f A -5. 5 -S. 5 -lb ,5	 5 t_;\D l;\D
1 1i2 10µA 5.5 5.5 -16 GXD -5	 5 O\p
I R3 10µA 5.5 5.5 -16 GXD t;\D -5	 5
2 nta S. 5 5	 5 -lo GXD 5 c -5	 5
F1
I I., 0. 2 ma 5.5 5	 5 -16 -5.5 G\D -5	 5
I E 3 0. 2 n;a 5 5 5. ° 1L' •5	 5 -5	 5 GN1)
ISCI 3. 5 ma 5. 2 ma -16v	 5.0 5. 0 GXD
ISC, 1.2 Ina 2.0 ma -16\"	 5.Q G\D
I CCXY 6.5 ma 5. J 5. U - It,
VIRRB 5.6 ma 5. u 5. 0 -16
!pd 300 ns
	 (see test
circuit)
t d -
p
500 ns
	 (see te,t
circuit)
Absolute Maximum Ratings (above which useful life may be iml..,ir(d)
vcc -B volts continuous,	 - 12 v,^Its pulsed s 	 sec
`XX 12 volts continuous
* yy, • 12 volts continuous
*1311 -20 volts continuous
Temperature: Unless noted otherwise, all specifications listed above aptly over entire operating
terr . nerature range.
Operating temperature range ,.	 - 550C to +125oC
Storaee temperature range!	 - 650C to -150"C
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rC	 The following drawing illustrates the test circuit and input-output wave forms:
to TEST CIRCUIT
VIN
.5y
INPUT	 OV	 -2.OV
WA': EFORM
VCC VW	 VXX	
.2.
•5
4	 y0	 GROUND
V IN	 LS --^	 T^
V OH	 rpd f
0	 GND	 YBB	 -16 OV
OUTPUT	
_5V
-16V	 WAVEFORM
V IN : r r AND I f 5 100 NS	 VOL	 BBB
PW ? lye
L
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3.4 Power Source
The power supply voltages are obtained from the power source section
shown in Figure 3-22. A transformer isolated do-to-dc converter* was
purchased from Fairchild Controls to convert a +28 volt battery voltage
(+22 volts to +32 volts) into four regulated outputs. Two of these out-
puts are used to power regulators on the power source board to supply
+10 R, +5 R, and +2.5 R reference voltages.
A continuously operating GMR supplies the +15 volts needed for the
non-gated signal modifiers and the output circuit board. A continuously
operating GTR supplies a +10 R output. This voltage is divided down to
+5 volts and +2.5 volts and buffered with low power amplifiers to provide
+5 R and +2.5 R outputs.
3.5 PAM, PDM, DPDM Output Circuit
Figures 6-1, 6-2, and 6-3 show the PAM, PDM, and DPDM wavetrains,
respectively. The multiplexer output must be converted into these three
outputs. This conversion is performed by the circuit shown in Figure
3-23.
The multiplexer is buffered by a high input impedance voltage
follower, Al. The output of this amplifier is damped by R31 and diodes
CR1 and CR2, to meet the specification on positive and negative signal
limits. Feedback resistor, R l , is chosen to balance the source impedance
seen by input L20. The output of this buffer stage is then made r,ail-
able to the PAM and PDM circuits.
The PAM circuit, in the upper box, operates as follows. Resistors
R2 and R3
 attenuate the signal and introduce an offset so that
V^ = 1+0.8 V.
o	 i
where
V  = PAM output level, and
Vi = multiplexer output level
* See Appendix F for the converter specifications and Appendix G for
the converter diagrams and test data
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This signal is chopped by the series MOS switch, Q 10 and the
parallel MOS switch, Q2 , so that the voltage follower ar.ipiifier, p.5,
either monitors V  or ground, since Q 1 and Q2 are driven out-of-phase.
Resistor R4 is used to keep the source impedance of A5 equal to 8060 ohms
in the ground mode. Resistor R5 minimizes the effect of offset currents.
The output of A5 then produces the wavetrain shown in Figure 6-1 when the
G5 and G6 gates receive timing signals from the control logic.
The PDM circuit operates as follows. Resistors 
R10 , Rll' R12' and
R13 together with amplifier A4 form a highly linear current generator
which charges capacitor Cl. This creates a very linear ramp voltage
across Cl which increases until the MOS switch (Q 7 , Q8 , Q9 , and Q10)
turns ON. The capacitor then discharges to near zero through these
switches.
As the voltage ramp increases from zero, the voltage reaches the
potential established by R8 and R9 . At this time comparator A3 switches,
which establishes the leading edge (time - 0) of the PDM pulse. At this
time the output of G2 goes low which, in turn, makes the PDM output go
high. Resistor R15 and diodes CR6 and CR7 clamp the comparator to pro-
tect the input of gate G1.
As the voltage ramp continues to increase, it reaches the potential
set by R6 and R7 which is the multiplexed signal scaled and offset.
At this time comparator A2 switches, which terminates the PDM pulse.
The output of G2 goes high which, in turn, makes the PDM outp,it go low.
This time interval is directly proportional to the multiplexer output
analog voltage. Transistors Q3' Q4' Q5' and Q6
 form an output drive
circuit which establishes the specified voltage levels and transition
specifications. Flip-flop FFL receives instructions from comparator
A2 so that as soon as the PDM pulse has terminated, the flip-flop changes
state and in turn activates the MOS switches. This discharges Cl which
prevents any false triggered information from appearing at the PDM out-
put. The resultant wavetrain is similar to Figure 6-2.
The output of the PDM is used as the input of the DPDM circuit.
When the PDM output a goes positive the transition is transfe-red through
C3. When the base voltage of Q 12 passes the +2.5 volt thresho W set by
3-43
01
the base of Q 14' Q18is turned ON, dumping a negative current into the
output mode. The C13-R22 time constant sets how lot.g Q 12 retrains OFF
and therefore how long the current pulse remains at the output. Du A ng
this time transition, the circuit followed by C2 is inactive.
When the P4M output goes negative the circuit followed by C2 is
activated similarly, producing a positive current pulse at the PP Di: out-
put. During this time transition, the circuit followed by C3 is inactive.
The resultant wavetrain is similar to Figure 6-3.
3.6 Packaging,
A preliminary system package design was performed, resulting to the
mockup shown in Figure 3-24. This configuration includes all the aodules
for a 96-channel system, since the channels were partitioned iu groups
of 16.
Figure 3-25 shows the overall package drawing. Six similar four-
layer boards will contain the signal modifiers, gated regulators, and
multiplex switches, as shown in Figures 3-26 and 3-27. One board will
contain the power converter, control logic, and output conditioning cir-
cuits, as shown in Figures 3-28 and 3-29.
.h
The package was designed to meet all of the contractual environmental
specifications. The 96-channel signal conditioner consists of 900 elec-
trical components and a microminiature power converter. In order to
provide high flexibility with respect to channel function, the basic
multiplexer circuit board will house 16 channels, with a parts count of
76 integrated circuits and 52 discrete components.
One control logic board is required per signal conditioner system
independent of the number of multiplexer channels. This board contains
47 integrated circuits and 85 discrete components. A preliminary in-
vestigation of the control logic components indicates that they can
be packaged on a two-sided printed circuit board.
The 16 channel multiplexer board is designed according to the
following ground rules:
1.	 If possible, it should be a two-sided circuit board.
3-44
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Figure 3-24. Nock-Up Photograph
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	2.	 The b ,)crd contains 12 DC amplifiers, 2 phase sensitive
demodulators (PSD), and 2 AC/DC converters.
	
3.	 The sine wave inputs to the AC/DC converters and PSD's must
be in a separate connector.
	
4.	 The multiplexer hoerd will contain a 51-pin and 15-pin
Cannon Micro-D series MDM connector.
5. The 15-pin connector is used for the sine wave inputs while
the 51-pin is used for all other externally generates input
signals.
	
6.	 The board layout must allow for circuit flexibility; for example:
a) GTR's, GMR's, and pots might be or might not be used.
b) By adding jumper wires to an available patch point, circuit
configurations can be changed.
7. An attempt is being made to utilize the identical 16-channel
multiplexer circuit board to expand the channel requirements
from 16 to 96.
The thermal dissipation of this unit is 1 watt. The biggest contri-
butors to this are the GTR (320 mW), GMR (350 mW), SM-1 (75 r.;d), and
SM-2 (75 mW). The daty cycle on any one of the above could be 100%.
It appears at this time that thermally conductive heat sinks will be
required for at least the GTR and GMR in order to meet the temperature
requirements of these parts; namely, a monolithic die temperature of
s1150C at an ambient temperature of 95 0 C (2030F).
This unit is structurally adequate on a comparison basis. The
vibration and shock environment is less severe than the TRW designed
169 Command Decoder and PCM Encoder which are units designed in a very
similar manner.
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3.7 System Pertormance
Gating ON a signal modifier and/or a transducer one channel time
in advance will triple the maximum switching rate at the expenFe of
43 percent increase in power. This relationship of speed and power is
illustrated in Figure 3-30.
The signal modifier is assumed to stabilize within either 150 st
or i5 sec depending on the bandwidth selected; 10 kHz or 100 kHz,
respectively. The primary disadvantage of the 100 kHz bandwidth is the
resultant noise. With'-ref erence to Figure 3 -30, note that a 100 kHz
maximum switching rate is obtainable. This high switching rate may be
particularly useful in a PCM adaptation of the Power Programmer. An
IRIG specified PAM, PDM wavetrain requires a low switching rate of
900 Hz. In this application the Power Programmer does not require a
channel to be turned ON in advance. Figure 3-30 also indicates the input
power-speed -Aationship. The system power budget is shown in Table
3-4.
The maximum switching rate is controlled by the amplifier settling
time. The specified setting times assume the Power Programmer in the
sequential mode of operation. If an amplifier is switched ON in the
parallel (or random ar.cess) mode, the settling time may be as great as
1 to 5 minutes due to long, thermal time constants. In the sequential
moue, however, a thermal steady state condition is obtained, allowing
the settling times to be reduced to 15 sec for a 100 kHz bandwidth.
W
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TABLE 3 -4. SYSTEM POWER BUDGET
Case 1 Case 2
One GTR ON Two GTR ON
One GMR ON One G\IR ON
Transducer 300 mw 600 mw
GTR dissipation 215 305
GTR input 515 995
Signal modifier 180 180
GMR dissipation 125 125
G\IR input 305 305
Output Circuit 380 380
LSG 185 185
Control Logic 230 230
Net Power 1615 2095
Into Prc-rej;ulators* 2700 3500
Total Input Power ::: * 45(10 mw 5820 mw
Could be reduced to (2200 mw. ) (3000 mw)
Case 3
Two GTR ON
Two G\IR ON
600 m%v
395
995
360
I -
535
380
185
230
2325
3880
6460 mw
(3380 niw)
Assumink 60 percent efficiency
Assuming; 60 percent efficiency
i.t
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Table 3-5 lists the system error components. The contract specifica-
tions consider components 1 and 2. The RMS and Peak Net Error are below
the specified 1 percen. error. The complete system includes components
3 and 4.
TABLE 3-5. SYSTEM ERRORS
It cm	 Component
1	 Analog Switches
2	 Output Circuit
Net Error
3	 Transducer Excitation
4	 Signal Modifier
Total Svstem Error
R MS Error (°, )
0. 17
0. 36
0.40
0. 5
1.4
1.5
Peak Error (" )
0. 2
0. 76
0. )6
0. 5
1.4
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V4.0 MODULE DESIGN
The signal modifier and gated regulator modules are discussed in
this section. Appendix H idenLifies the pin configurations and intercon-
nections for these modules.
4.1 Signal Conditioning Amplifier
4.1.1 Design Principles
4.1.1.1 General
The following techniques are used to produce the monolithic
amplifier specified by this contract.
a. The performance specifications of the amplifier developed
under this contract demand preciseness of the following
characteristics.
1 ) Gain accuracy (0. 2% initial setting)
2) Common-mode rejection (100 dB at dc)
3) DC offset (10 µV referred to input)
4) DC offset temperature drift (0. 2 µV/ oC referred to
input)
The standard monolithic integrated circuit approach of
selecting die to meet a given criteria is clearly inadequate,
due to the degree of accuracy required simultaneously in
four parameters. Post-fabrication adjustment of resistor
values is necessary, in addition to die selection, to adjust
the amplifier performance in each of the stated parameters.
b. The compatible integrated circuit structure, which
incorporates cermet thin film resistors evaporated on a
semiconductor substrate, is required to provide the
resistor stability dictated by the performance specifications.
C.	 Overall emitter feedback is required to allow the specifica-
tions of high closed-loop gain (1000), high input impedance
(50 K ohms), and low do offset drift (0. 2 µ V/ oC referred to
input) to be simultaneously met. (See Section 4. 1.1.2)
d. A special drift- offset control circuit is used to compensatej	 for the inherent offset and drift of the amplifier and
ff
	
	 simultaneously maintain high common-mode rejection.
(See Section 4. 1. 1.3)
4.1.1.2 Basic Amplitier
Ove r all negative feedback from the output back to the emitte r of the
i	 input transistors, as shown in Fig. 4-1, offers gain accuracy, lowdc drift,i
4-1
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B
Fig. 4-1. Overall Emitter Feedback
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It
	 minimum source dependence, high input impedance, and low output impedance.
This emitter-type feedback is therefore preferred for this application.
This choice of overall feedback is best understood by examining the
compliment connection, base-type feedback, which is typically used for
operational amplifiers. It is unacceptable in this direct-coupled
amplifier application because of the high input impedance and low do drift
specifications.
Assuming a perfectly balanced. symmetrical configuration, a
differential-mode equivalent half circuit  can be drawn, as in Fig. 4-2,
to illustrate the differential-mode performance. The input stage is -shown
separate from the remaining portion of the amplifier. Analysis yields
^r
v 
	
- R
1 + R2	 1	
_I	 (4-1)
V. 	 R	 1 
r
X	
R1 + R
2	R 12	
J '1 -	 1	 R	 +A	 R—^I
T	 2	 - -E
RS + rB
where RE = r E +	 (4-2)
r  = emitter diffusion resistance of input transistors,	 (4-3)
RS = source impedance,	 (4-4)
rB = base spreading resistance s 	(4-5)
AT of x 
RL 
x A. and	 (4-6)
A	 open loop gain exclusive of input stage gain	 (4-7)
R. D. Middlebrook, Differential Amplifiers (John Wiley and Sons, Inc.,
New York)
4-3
0if AT is very large, the closed loop gain becomes
v 
o 
R 1	 R2
= R2	
(4 -8)
vi 
For non-negligible AT , the closed loop voltage gain expressed by Eq. 4-1
deviates from the ideal gain expressed by Eq. 4-89 by the following per-
centage error
	
v0)	
1	 Rl + R 2	 R1
error in v = T x	 R2	 +	 I x 100.	 (4-9)
	i 	 T	
J
Note tnat the source impedances RS, does not appear in Eq. 4-8, but
only within RE and AT 4n the error term of Eq. 4-9. Examination of this
latter equation reveals that a variation in R S has a negligible effect on the
closed loop gain. Substitution of Eq. 4-2 and Eq. 4-6 into Eq. 4-9 provides
v
an expression for the % error of v° in terms of RSA and is given as
i
	
vo	 RS	 R + t\2
(% error in ^) = a^R^ A x -^- R +
	
i	 L	 2
rB	 R1 + R L	
r 
	
R1 + R2	 R1
	
A x R	 + a A x R	 + a 
A x 100	 (4-10)
a^ 2	 RL	 2	 I.
v
The change in the % error of —o for a change in source resistance is then
v.	 —i	 =
given by
	
vo	 1	 R1 + R2
0(% error in 
v
) 	 SRS
 x af* A x R2	
x 100	 (4-11)'=
	
i	 I.
Substituting the following values into Eq. 4-11
4-4
KT
r  = q I (4-13)
ORS - 1000 ohms variation
Ct-098
P-50
RL - 50,000 ohms
A > 5000
R 1 + R2
R	 = 1000
2
yields
v
O(% error in v-°) = 0.01%)
.i
(4-12)
a negligible quantity for the case considered.
Also note that the emitter current level of the input transistor pair
it affects the closed loop gain only as the emitter diffusion resistance affects
t1 open loop gain, assuming
This is evident from the third term of Eq. 4-10.
The ideal closed-loop gain expressed in Eq. 4-8 is not simply the :atio
of two impedances, as in the case of base feedback with negligible source
impedance. Consequently, emitter feedback does not lend itself well to
producing operational functions such as integration, differentiation, summing,
etc. Also from Eq. 4-8, the closed-loop gain must always be greater than
one.
I
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tWith respect to the amplifier configuration ui Fig. 4-1, the common-
mode rejection factor defined as the ratio of the common-mode (CM) input
to the differential-mode (DM) input voltag e• that lives rise to the same
output voltage is stated for differential and single-ended outputs as
CMR - Ad
Adc
_ (Add + Acd)
CMR	 (A cc
+ Adc)
(for differential output)
(for single-ended output)
(4-14)
(4-15)
where Table 4-I defines components.
Add == Differential input to differential output gain
Acc Common-mode input to common-mode output pain
Adc	 -= Common-mode input to differential output
	 gain
Acd = Differential input to common mode output gain
TABLE 4 -I. AMPLIFIER GAIN COMPONENTS
Note that Add and Acc are direct gain terms, and Acd and Adc are cross-
coupled gain terms caused by circuit unbalances. if every parameter in the
circuit was perfectly balanced, A cd and Adc would be zero. The foll-wirg
inequality is typically found in practice)
Add > (Add + Acd)
Adc	 (A cc+ Adc) (4-16)
However, the amplifier specification being considered requires a high CST
factor for a single-ended output.
4-6
_I
a
ViA
R
S
viB
vo
CR Fig. 4-3. Overall Emitter Feedback with
One Output Grounded
The high value of CMR expressed in Eq. 4-14 can be realized for
single-ended output with the feedback connection shown in Fig. 4-3. One
output is grounded so that the differential and single-ended output voltages
are identical. The high Clot factor expressed in Eq. 4-14 now applies.
In practice, the same CHR performance is obtained by only grounding the
feedback resistor, as shown in Fig. 4-4, with S 1 in position one. Note, in
this configuration, the effective open-loop gain is equal to one-half the
differential gain of the open-loop amplifier.
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IviA
R
S
viB
Fig. 4-4. Single-Ended Amplifier with
Overall Emitter Feedback
If S 1
 of Fig. 4-4 is in position two, the quiescent output voltage
(zero differential input voltage) becomes Eo . This output offest is
essentially independent of gain setting, thereby providing a convenient
means for introducing the accurate +2.5 volt offset which is specified.
The ef.ects of some important circuit unbalances will be examined by
analyzing the cirs.uit of Fig. 4-5. This simplified configuration does not
..u, • de a common-mode circuit source into the input stage emitters and it
assumes a zero source impedance. It is adequate for sake of discussion.
4-8
Figure 4-5. Overall Feedback Equivalent 	 =_
Circuit
I
C
4-9
I The terms v iA and v 1 tncluue the external input signal in addition to
the emitter-base voltages of the input stage.
Writing circuit equations for the configuration of Fig. 4-5 yields:
v 	 2R	 + 2R R ) -	 (R	 ),
o I ^,^ (k 1B^ +B	 2R 1B	 2 EB	 B^	 RB 1B EA
l	
r^	
^
E	 B T.B (REAR]A + 2R2R EA + 2R 2 R 1A) - CzAp7.A (R IAEB)
^
0 c^
+ v iA [aBRLB R IA R IB + 'AR A (REBRIB + REBR 1A + R1AR1B
+ 2R 2 REB + 2R 2 R 1B)J v iB [cxARI'R  IARIB + 'BT^LB (REARIA + R EAR IB
+ Rl BRIA + 2R2REA + 2R 2 R 1A)I .
iZot2 the similarity of the coefficients of v  and Eo . If all symmetrical
parameters are equal,
vo Eo
via - vib
which states that the output voltage is equal to the offset voltage, Eoj for
zero differential input signals.
If the following parameters are assumed equal,
aA = aB = a
RLA	 LB	 T., and
REA = REB RE'
Eq. 4-17 reduces to
(4-17)
(4-1.8)
(4-19)
(4-20)
(4-21)
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6vo f 2R2 (R 1B+ RE),l
Eo
 C2R 2 (R IA + RE)
1
+ viA CR ]A (R 1B+ RE) + R1B (R1A + RE) + 2R2 (R 1B + Rr)
J
- V
,B (R1A (R 1B + RE ) + R 1 (R IA + RE) + 2R 2 (R IA + RE))	 (^-22)
l
which shows the effect of unbalances in 
R1A and R1B'
The following equations define the equivalent common-mode input
signal, v c
,
 
and the equivalent differential-mode input signal ) vd:
v,A + viB	 -
vc =	 2	 (4-23)
v iA - viB
v 
	 2	 (4-24)
,i
Eq. 4-23 and Eq. 4-24 yield
viA = v  + v 	 (4-25)
vib = vc - vd	 (4-26)
Substituting Eq. 4-25 and Eq. 4-26 into Eq. 4-22 yields
vo 
C 
R2 (R 1B + RE ) , = Eo R2 (R 1A + RE)]
+ v
c [R 2  (R 1B	 R1A)1
+ v  [R IA  (R1B + RE) + R 1 B ( R 1 A + RE) + R2 ( R 1 A + R 1 B + 2RE )I	 (4-27)
For the case of vc M vd = 0
4-11
6v	
1
	
E	 R 1 +	 I .	 ( 4-28)o	 ` R	 + R1R	 E
J
This indicates that E0 must be adjusted to give a precise amplifier output
offset, for a fixed set of circuit parameters, i.e., typically v  4 
E 
because R IA 0 R1B' For the case of v  - E  = 01
R1A + R? R1B + R2 RIA + 
RE	
4-29v  
= V 	 R	
4.	
R	 xR +	 (	 )
2	 1	 1B	 RE
If the second term of this equation is rewritten
RIA+ 
RE 
x	
1B + R2 '	 (4-30)
R	
R
	
2	 L 1B	 RE
it can be seen that if R1B >> R2 and R 1B >> RE , which is typically true,
V
V° is primarily determined by R 1 and R 2 , and has only a slight dependenced
on R 1B . For the case of v  = Eo = 0,
V  : vc I R 1 R1Al	 (4 -31)
l
This equation shows that an output due to a common-mode input can be made
equal to zero by setting R 1 = R1B' However, in reality the case is
considerably more complicated than this equation implies. For instance,
the complete amplifier has many unbalances which degrade the CMR. The
output can not be made zero, but can only be minimized. This is done by
selecting the proper ratio of R 1 and R 1 to compensate for all of the
other accumulated unbalances in the amplifier. Normally R 1 0 R 1 for
optimum CMR.
t
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In summary of Eq's. 4-28, 4-29, and 4-31, the resulting procedure
for adjusting the amplifier is:
1. Adjust 
RIA 
for precise gain (Eq. 4-29), then
2. Adjust 
R 
1 for optimum CMR (Eq. 4-31), and then
3. Adjust E for precise amplifier output offset (Ea. 4-28).
u
Overall emitter feedback inherently provides High input impedance and
low output impedance. Fr,nn standard feedback analysis, 2 the input imped-
.ince is given as:
Zif L 7. i (T + 1)	 (4-32)
	where	 r	
open loop gain	
A 
T 
R 
2	 (4-33)
closed loop gain	 R 1 i- R9
Z if	 input impedance with overall feedback	 (4-34)
Z,
1
	input impedance without overall feedback 	 (4-35)
Analysis of the equivalent circuit of Fig. 4-2 y ields
	
Y	 q	 g	 Y	 ^
av i	R2
Zif	 31 1	"REAT x (R l + R2) 	
(4-36)
which agrees with Eq. 4-32.
Also from standard feedback analysis, the output impedance is given
as
Z
_ _^	 (4-37)
Zof	 (T + 1)
	
where	 Zof	 output impedance with overall feedback	 (4-38)
Z  s output impedance without )-jerall feedback	 (4-39)
2 R. D. Middlebrook, "Design-OLiented Analysis of Feedback Amplifiers,"
Nitional Electronics Conference, 19 October 1964
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The predominant drift components of a differential amplifier are
generated in the input stage and are primarily clue to circuit parameter
unbalances. Tlie perfectly balanced circuit would develop zero drift
(and give infinite common-mode rejection). 'Mu main contributors to
input stage drift are differentials existing between Lhe base-emitter
voltages,, current gains
.
, and leakage currents of the input transistor
pair. Each component is potentially non-linear with temperature; however
with proper design techniques, they can either be linearized or minimized.
The differential collector-base leakage currents flowing through the
source resistance develop the most non-linear drift component, tor it is
proportional to the difference of two terms which increase exponentially
with temperature. The silicon planar diffused transistors of the present-
day integrated circuit exhibit room temperature leakage currents of about
0.1n;:. Assuming a doubling relationship with every 8 0C rise in temper-
attire, this current increases to (0.1na) x 27 at +100 0C, which is less
than 15na. For the 350 ohm floating source configuration, the error at
+100 0C is 350 (0.1 + ",I
CBO
) x 27 - (0.1) x 2 7 I nv, where 
DICBO 
is the
collector-base leakage current difference (in nanoamperes) of the two input
transistors at room temperature. This error is normally less than 2 or 3^.v
and can be neglected. (Note, however Y that if overall base feedback was
used, this drift term would have made the amplifier an impossibility.)
The most significant source dependent drift term is due to differ-
ential base currents, caused by unequal transistor current gains which
increase somewhat linearly with temperature. Assuming constant collector
4-14
I}-	 currents) the base currents decrease with increasing temperature. The
voltage error is directly proportional to the source resistance and is
minimized by:
1. Designing the input stage to operate at very low collector
current levels,
2. Maximizing the betas of the input transistor, aud
3. Maximizing the beta match of the input transistors.
Given the 200na input current specification, together with minimum
low temperature betas of 50, a maximum collector current is set at 10µa.
Since the source is floating, a + 10% input transistor beta match pro-
duces an equivalent input error of 14µv at low temperature. The linear
portion of this temperature error component can be canceled. If 5 to 1
compensation is assumed, an uncompensated error of 2.8iiv remains.
The base-emitter voltage is extremely temperature sensitive, having
a temperature coefficient of approximately -2.2mv/ 
0
C. Assuming an
identical pair of transistors, a 0.001 0C temperature difference will ;ro-
duce a 24v voltage differential. Low level operation of the input stage
enhances the drift performance at this point. Take, for instance, a
transistor pair A operating at 10iia collector current and 3 volts
collector-emitter voltage. A thermal resistance of 5000C/W (for illus-
tration) leads to a 0.015 0C temperature increase„ In contrast, a tran-
sistor pair B operating at 100µa and 5 volts raises the temperature 0.250C.
The probability of maintaining exactly equal temperatures between transis-
tors is much higher for pair A than for pair B. The thermal imtimacy
provided by the entire integrated circuit lends itself to minimum drift
performance. A high degree of compensation results from insuring the
4-15
ttransistor input pair and the drift-offset control circuit experience
the same temperature.
The differential base-emitter voltages of the input transistors is
the dominant drift term. It can be shown that this component is highly
linear with temperature if the collector currents of the input transis-
tor pair are held constant. 3
 It has also been found that maximum
temperature tracking is obtained by selecting input transistors with the
4
closest VBE match.
It is the object of this design to hold the collector currents of
the input stage constant and equal. This results in a linear temperature
drift term which, together with the other accumulated drift terms, can be
effectively compensated.
Two basic approaches were considered for designing this minimum
drift, direct coupled, differential amplifier.
1. Maximize the linearity of the inherent temperature drift and
add a direct compensating temperature dependent linear voltage
to cancel the inherent drift, and/or
2. Minimize the inherent temperature drift by a "self compensation"
technique.
3
Hoffait and Thornton describe the second technique in which passive cir-
cuit component unbalances are used to compensate for differences in
transistor parameters. This approach yields equivalent input drifts less
than 0.1µv/ 0 C, but simultaneously deteriorates the common-mode rejection
because of the intentional circuit unbalances. This problem is acknowledged
in their paper "Limitations of Transistor DC Amplifiers," and a suggested
3 A. H. Hoffait and R. D. Thornton, "Limitations of Transistor DC Amplifiers,"
Proc. IEEE (February 1964)
4A. Tuszynski, "Correlation of Base-Emitter Voltage and Temperature
Coefficient," Solid State Design 3, 32-35 (July 1962)
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solution is to provide a floating power supply for the input stage.
Middlebrook describes the use of the first technique in "Differential
Amplifier with Regulator Achieves High Stability, Low Drift." 5 This
approach is considered more practical because of the relative ease in
obtaining high common-mode rejection figures. The drift performance of
this direct compensation technique, as demonstrated in the laboratory, also
yields equivalent input drifts less than 0.1µv/ 0C.
Witli reference to the block diagram of Fig. 4-6, direct drift and
offset compensation is accomplished by supplying currents (which have a
linear temperature dependent component) from the drift-offset control
circuit to flow through the feedback resistors. This adds a linear
temperature-dependent voltage in series with the input signal to cancel
the accumulated inherent amplifier drift. The effectiveness of this drift
compensation is directly relat_d to the linearity of the inherent and com-
pensating drift cormponents.
Currents IAo and IBo control the output voltage according to
Rl + R2
vo = (IAo - IBo ) R  + (vA - vB)	 R	 (4-40)
2
assuming R 1 = 
R 1 = R
l . The (vA - v B) term represents an equivalent
differential input term. The drift-offset control circuit is adjusted
such that
Rl + R2
(IAo	 I Bo ) R1 = (vB - vA)	 R	
(zero offset)	 (4-41)
2
5R. D. Middlebrook, If 	 Amplifier with Regulator Achieves
High Stability, Low Drift," Electronics (July 1964)
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IFig. 4-6. Direct Compensation Technique
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and
	
	 [
a	 _	 _	 Rl + R2
aT (Igo -
 I Bo ) l R 1	 a (vB
	vA^	 R	 (zero temperature	 (4-42)
l	 1	 1	 2	 drift
For this case, the drift-offset compensation can be maintained for
different gain settings if R 2
 is held constant and R 1
 is changed.
For the case of R'A # R1B) the first term of Eq. 4-40 becomes
_	
G1A + GEA
IAo R 1A	 IBoR1B G1B + GEB 	 ( 4 -43)
which shows that the degree of drift offset compensation is a function of
	
3
the balance of R 
1 
and R1B , etc.
Three techniques are employed in this amplifier to insure high common-
mode rejection.
1. Attention is given to obtain weir. -atched resistors initially.
CMR is maximized for a given differential closed loop gain by minimizing the
cross-coupling term Adc , Eq. 4-14. If every symmetrical circuit parameter
was balanced, the Adc term would be zero. Common-mode changes in bias levels
are converted to differential signals by the circuit unbalances, which in
turn are differentially amplified. Consequently, unbalances near the input
of the amplifier degrade the CMR more severely than those near the output.
For this reason, a resistor trimming capability is included for the
collector load resistors of the input stage. In general, good matching is
obtained in an unadjusted pair of thin film resistors deposited in close
proximity of one another. It is therefore expected that a properly designed
integrated circuit inherently lends itself to high common-mode rejection
figures.
4-19
I2. Common-made negative feedback is incorporated.
The first technique of increasing the CMR is to maximize the balance of
component values which are exposed to connon-mode bias variations. The
second technique is to minimize the common-mode bias variations by a high
gain negative feedback loop. In principle, if the bias levels were abso-
lutely stable with changing common-mode input voltages, no differential
terms would be generated by the unbalances, and the CMR would be infinite.
Tile effects of circuit unbalances are consequently decreased by the factor
that the common-mode bias levels are stabilized, the value of T for the
common-mode feedback loop, Eq. 4-33. For instance, if two resistors are
unbalanced by + 1%, and these resistors are included in a common-mode feed-
back loop with T = 40 dB, the effective resistor unbalance is reduced to
+ 0.01%.
t
The common-mode input impedance is also increased by the negative feed-
back, as given in Eq. 4-32. This allows high CMR to be maintained in '_he
environment of an unbalanced source configuration. The common-mode input
impedance needed to insure a stated CMR figure in the presence of a LA 
maximum source impedance unbalance is given as
Z in-cm > (mss ) x (CMR)
	
(4-44)
t
One difficulty in using single-ended overall emitter feedback is the
input stage bias level dependence on the common-mode input voltage and
output voltage swing. For instance, considering the design values of this
particular design, the extreme conditions formed by a + 1 volt common-mode
input and a 0 to +S volt output swing causes the currents in the feedback
U
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resistors to change more than 200µA. Yet, the emitter currents of the input
transistors must be stabilized at 10µA. A high common-mode loop gain also
provides this stability.
High loop gain is obtained by incorporating two circuit features; a
bootstrapping circuit and a common-mode voltage regulator amplifier.
Figure 4-7 shows a basic schematic of the common-mode feedback loop which
includes the bootstrapping circuit and the regulating amplifier. R 4 and
R 4 
are the collector load resistors of the input stage. The CM voltage
across these resistors is held relatively constant and equal to the voltage
across R5 . The diode D maintains the voltages across R 5
 and R4A-R4B
approximately constant with temperature. The second-stage emitter voltage,
vE2 , is monitored and compared with a reference. This comparison is
amplified by 
R 
and converted to a current to supply the input stage emitters.
C
A common-mode equivalent circuit is shown in Figure 4-8. From the
analysis of this model, the effective common-mode load resistance of the
input stage is found to be approximately,
R4 _ R 4 2 R 4 x R	 (4-45)
5
The bootstrapping circuit therefore provides an increase in common-mode
loop gain of approximately
R3
R	
(4-46)
5
The value of T for the common-mode feedback loop becomes
R	 1	 R
T=	 x R x R4 x R	 (4-47)
6 
R7	
C	 5
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Figure 4-7. Basic Schematic of Common-Mode
Feedback Loop
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Figure 4-8. Common-Mode Equivalent Circuit
of Common-Mode Feedoack Loop
AW
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3. The overall feedback resistors are trimmed.
Eq. 4-31 shows that for a perfectly balanced amplifier, the output C.-Mponent
due to a common-mode input voltage can be made zero by setting RIA 
° R1B'
However, in the general case for an amplifier which is not perfectly balanced,
optimum CMR figures are obtained with RIA 0 R1B' Since R 1 primarily
determines the gain, 
R 1 
is trimmed to yield optimum CHR. This adjustment
tends to compensate for the effects of accumulated circuit unbalances.
4.1.1.3 Drift-Offset Compensation Circuit
Figure 4-9(a and b) shows the basic circuit of the drift control and the
offset control, respectively. Each circuit supplies current to the amplifier
overall feedback resistors to compensate for the inherent amplifier drift and
offset.
The drift control circuit operates as follows. If the collector
currents of QA and QB , together with the betas of QA and QB , are assumed to
be approximately equal, then the base currents will be equal. For equal base
currents, the current through RA will be exactly equal to the cutput collector
current of QA over the entire temperature range. If the collector current of
QB is approximately constant with temperature, the change of V RE of Q  will
be highly linear with temperature. The current through RA, which is equal to
the output current, will therefore be a highly linear function of temperature.
The derivative of current with respect to temperature will be negative and
inversely proportional to RA.
The offset control circuit operates as follows. The connection of Q 
and QC
 is a 100% feedback loop, such that the voltage across RC is stabilized
with respect to temperature if RD/RE is equal to the a of QD . (The voltage	 =_
gain of
	
and	 is unit
	
As argued in the above paragraph,8	 QD,,
	 RD	 Y•)	 6	 P	 8 Ph , the
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-V EE
to feedback resistorst
4P +VCC
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t
Figure 4 -9(a).	 Control Circuit
-V EE
+V cc I
to feedback resistors
Figure 4-9(b). Offset Control Circuit
0
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6
output collector current of QC is equal to the current through R C ; therefore,
the output current is constant with temperature and inversely proporational
to RC.
4.1.2 Circuit Description
Figure 4-10 shows Lhe complete schematic which includes the basic
amplifier and the drift-offset compensation circuit. The basic amplifier is
described as follows.
Q l
 and Q 2 are the common-emitter differential input stage. Resistors
R1 and R2 are available to supply base current if the source impedance is
flcating. Resistor R7 supplies current from the positive supply into the
feedback resistors, 
R37' R38' R39, and R
40 . This current is needed when the
output voltage goes negative or the common-mode input • 11tage goes positive.
Resistors R12 and R13 are the collector load resistors of the input stage.
Capacitors C 1 and C2 provide the dominant pole in the common-m, l e closed
feedback loop and provide a 10 kHz pole in the differential loop w.iich
exactly cancels the 10 kHz zero introduced by the feedback network.
Resistors 
R11' R12' R13' and R
15' in addition to transistors Q 7 , Q81
Q12' Q13' and diodes Q i0 and Q ll , 
form a bootstrapping network which increases
the common-mode loop gain. Transistors Q 7 and Q8 are emitter followers
preceding the second common-emitter differential gain stage, Q 12 and Qlj.
Diode Q 9 and resistors R 16 and R17 establish the emitter currents of Q7 and
Q 8 . Resistors R 18 and R19 are the collector load resistors of the second
gain stage. Transistors Q14 and Q 15 are current generators which, with R20
and R23 , form differential do level shifters. Emitter followers Q 17 and Q18
drive the third and last gain stage, Q 19 and Q
20' R31 is the collector load
resistor of Q 20 . Emitter followers Q21 and Q 22 provide output current drive
4-26
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6into a load. Current generator Q 16 delivers coiTunon-mode emitter current
into the third differential gain stage.
Transistors Q3' Q4' Q5, and Q 6 form the common-mode feedback amplifier
which stabilizes the common-mode voltage across R12 and R13 by regulating
the voltage at the emitters of Q 12 and Q13. This feedback loop maintains
the common-mode collector currents of Q1 and Q 2 stable at 10µA.
The drift-offset compensation circuit and feedback resistors are found
on the lower half of Figure 4-10. Transistor pairs Q27/Q29 and Q28/Q30
form the drift control circuits. 
R47 
and R49 are adjusted for drift com-
pensation. Transistor pairs Q23/Q25 and Q24/Q26 form the offset control
circuit. R43 and R46 are adjusted for offset compensation. Transistors Q31'
Q32' Q33' Q34' Q35' and Q36 form a voltage regulator that stabilizes the
supply voltage of the drift and offset circuits. Q35 and Q36 are used as
zener diode pre-regulators. The output voltage is established by diodes Q32
and Q34. Transistor Q31 compares the output with this diode reference to
control the series regulating transistor Q33'
Capacitors C4 and C5 across the feedback resistor establish the closed
loop 6 dB per octave pole at 10 kHz. Capacitor C3 is multiplied by the
Miller effect to provide the dominant control pole in the differential mode
loop.
Figure 4-11 shows the resistor adjustments available on the feedback
resistors and drift-offset compensation circuit.
4.1.3 Integrated Circuit Description
The complete circuit is divided into the following sections:
4-28
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1. SCA41 (Basic Amplifier)
2. SCA42 (Drift Offset Compensation Circuit with Feedback Resistors)
3. Capacitors
The active component circuitry is divided into two dice for the following
reasons.
1. Funct-tonally, the Basic Amplifier will operate independent) as an
open loop amplifier, allowing a broad application of this die. The
addition of the second active component die provides precise control
of the drift and offset, and converts the open loop amplifier into a
closed loop, precise gain configuration. (The MOS stabilization
capacitors form the third die.) In summary, this die division was
chosen for functional reasons.
2. The overall feedback resistors are on the same die as the drift-
offset control circuit because of thermal tracking requirements of
the cermet thin film resistors. For instance, the amplifier output
thermal drift is controlled by the ratio of two resistors; one
found in the drift-offset control circuit, the other in the feedback
resistor network. It is important that this ratio is relatively
constant with temperature, to avoid creating onlinearities in the
drift performance.
3. All of the adjustments are performed on the drift-offset, feedback
resistor die. Therefore, if the die is damaged during the adjust-
ment procedure, it can be replaced without having to discard the
amplifier and capacitor die.
4. The surface area and the number of active devices required by each
circuit lend themselves to this die division.
5. This division also allows a minimum number of inter-die
connections.
The basic amplifier assembly drawing of Figure 4-12 shows the 1.2 megohms
of resisters and 22 buried layer epitaxial transistors on the 95 x 115 mil
die. Figure 4-13 is a photograph of a SCA41 wafer. Figures 1-14 and 4-15
show the MCD4 substrate and a lateral view of the transistor geometry,
respectively. Figures 4-16 through 4-23 illustrate each mask separately.
The drift-offset compensation circuit with feedback resistors, SCA42, is
shown in Figure 4-24. All of the adjustments are performed on this die.
The MCD4 is used also for this die.
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Figure 4-12. SCA41 Assembly Drawing
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PON
Figure 4-13. Photograph of SCA41 Wafer
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4. 1. 5 Package Configurations
Figures 4-25 and 4-26 show the package assembly for the basic
amplifier and drift-offset control modules, respectively.
4.2 Phase-Sensitive Demodulator and AC-to-DC Converter
Both the phase-sensitive demodulator (O/DC) and the AC-to-DC con-
verter (AC/DC) function use the same philosophy of operation. The
schematic shown in Figure 4- 27 illustrates the chopping technique used.
The input resistors of an operational amplifier are chopped to implement
full wave synchronous vectification. The chopping transistors are con-
trolled by a reference amplifier. Filtering is applied to the operational
amplifier to connect the vectified AC to a DC signal with a small nipple.
To use the circuit as an AC/DC, the reference inputs and signal input are
tied together. The reference amplifier is designed with a sufficiently high
gain to drive the choppers with input signals down to . 50 millivolts. Node
E R
 is connected to +2. 5 volts for the O/DC application and to ground for
the AC/DC. The only other difference between the two types is the gain of
the operational amplifier, the AC/DC requiring twice the gain of the O/DC.
Since low frequency filters are needed to reduce the 400 cycle
ripple, power gateing cannot be applied to these signal modifiers. Rather,
the entire circuit, including the operational amplifier, has been designed
to draw only 10 milliwatts. This power level permits these modules to
operate continuously to accomodate this requirement a low power amplifier
(LPA) was developed (see Section 4. 3).
Figures 4- 28 and 4-29 show the schematic and layout drawing of the
O/DC. Figures 4-30 and 4-31 show the schematic and layout-drawing of
the AC/DC. See Appendix I for additional information on the design of
these modules.
4. 3 LC4 Power Amplifier
A five milliwatt operational amplifier was developed to fill the need
of those signal modifiers, output circuit, and power source applications_
requiring continuous power. The specifications are shown in Table 4 -1.
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5	 MW
500K ohms
100 nA
150 nA
500 nA
30 nA
50 nA
150 nA
2	 6 mV
3	 µV/oC
•
t^
Table 4-1 . LPA EPECIFICATIONS
Main Characteristics - In brief, the characteristics of the LPA shall
be as follows:
1. Low power consumption (< 5 mW).
2. High output current capability (> 10 mA).
3. Large output voltage awing (> 80% total supply voltage).
4. High open loop gain (>100,000).
5. Unconditionally stable, unity closed loop gain, with a single
stabilization capacitor (< 50 pF).
Electrical Specifications*
Parameters	 Conditions	 Min. Tvp. Max. Units
Voltage gain
	
VS - + 15 volts	 200K	 V/V
Output voltage swing
Quiescent power
dissipation
Input resistance
Input current/input
Input current
differential
Differential input
voltage
Differential input
voltage temperature
coefficient, average
RLZ 2K
V	 ± 15 volts
RL22K
VS ± 15 volts
TA - +1250C
+25oC
-55oC
T
A - 
+1250C
= +25oC
-55oC
TA
 • +25oC
TA -55
0
C to +1250C
RSs10K
+ 12	 V
T^AA . -550C to +1250C	 6	 4V/0C
K$ s10 
Input voltage range 	 VS ± 15 volts	 ± 12	 V
C
	
	
_
Fecs given at +25 C, unless otherwise noted.
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	 Figure 4-32 shows the schematic of the LPA.
In bri•!f description, Q 10 and Q 11 are the common-collector input
transistors. Q 1 2 and Q13 are lateral geometry PNP transistors ised in a
common-base configuration. The combination Q10 -Q1 2 and Q 11 -Q 1 3
operates similar to a high gain PNP input stage.
Transistors Q 16 and Q17 operate as a diode to establish the operat-
ing current level of the Q18 current generator. Q 18 is the current sink for
Q13 and replaces an otherwise collector load resistor. The voltage gain
of this input stage, therefore, is given by
-1	 -1
	
hoe13	 11 hoe18	 ^^ Rin20A l
 = RS
	
B 7 B 11 + rEl l + r	 + RE13	 8
where:
	
hoel3-1 =	 dynamic collector resistance of Q13
hoel8 1 = dynamic collector resistance of Q18
Rin20	 = input resistance of Q20
rEll	 =	 emitter diffusion resistance (KT/qI E ) of Q11
rE13
	
emitter diffusion resistance (KT/qI E) of Q13
Since the values of hoe13 1 and hoel8-1 are very large (typically
> 4 megohms each at I  = 10 µA), the voltage gain, A l , is approxi-
mately 300. The connections of Q16' Q170 and Q 18 provide a differential
to single-ended conversion -.vithout the normal attenuation factor of one-
half. Resistors R 7 and R8 are included to allow adjustment of the
equivalent input voltage offset via laser trimming.
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tThe current level of this input stage is controlled by the common
base current of Q 1 2 and Q 13 , which is established by the rather complex
current generator formed by Ql0 Q 2' Q3 , Q4 , Q5, and Q14' The col-
lector current of Q 3 is set by the VBE of Q 2 divided by R4. The base
current of Q 3 establishes the current through diode connected Q5 , which.
in turn controls the current of Q14 , Q4 is used as a reverse-biased
emitter-base diode to keep the collector-base voltage of Q 3 at a reason-
able value. The current output of Q 14 is inversely proportional to the
PNP beta of Q 3 . Therefore, the collector currents of Q l 2 and Q 13 are
independent of PNP beta variations if B 12 - B 13 = B 3 , which is approxi-
mately true. The operating current of the input stage is related directly
to the VBE of Q 2 , which is logarithmically dependent on power supply
voltage variations. This provides excellent power supply rejection. Q1
forms a negative feedback loop which maintains I c 3 - 1R4'
Q15 delivers base current to Q 21 which is used as a current sink
and load resistor for the output gain stage, Q 25' Q25 is the second
common-emitter voltage gain stage which is preceded by the darlington-
connected Q 20' Q26 and Q 31 are common-collector stages which drive
positive current into the load resistor. Transistor composite Q 29 , 030'
and Q32 drive negative current into the load. Q 22, Q23, and Q24 provide
VBE compensation for this Class B output section to minimize the dead
zone and simultaneously maintain low quiescent current levels. The
voltage gain of this second stage is approximately 800.
A single capacitor is externally connected from pad E7 to pad E6 to
p_ ovide dynamic stabilization. Because of Miller multiplication, this
produces a large effective capacitance at the base input of Q 20 , thereby
providing the dominant low frequency pole needed to stabilize the
amplifier in a closed loop configuration. Resistor R 13 is in series with
this capacitor and thereby introduces a compensating zero in the feedback
return ratio.
Table 4-2 shows some LPA test data taken openloop. Figure 4-33
shows the integrated circuit layout of this dielectrically isolated
amplifie r.
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1	 4. 4 Gated Regullltore
4. 4. 1 GTR Function
The GTR provides a gated 10 volt reference voltage to transducers
of 350 ohms or more. The block representation of Figure •1-34 shows the
A/B power input, E/F power output, and gate input signal. Transistor
QA represents the series regulating element.
When the gate signal VC is high, QA is activated such that (V F, - VE)
is regulated at 10 volts. When the gate signal is low, Q A is turned OFF
such that (VF, - V E ) = 0 volts. The gate signal comes from the power
switch matrix, which is equivalent to an open or closed switch to +5 volts.
TON is defined as the time required for the voltage output to settle within
5 my of its final value, assuming the 50 percent point of the rising edge of
the gate input signal as reference.
i
-I.—.	 I	 F	 E
t	 1
,I
The current drawn by the GTR during OFF is limited to semi-
conductor leakage currents so that the OFF power dissipation is minimum.
This feature minimizes the system power consumption. Table 4-3 lists
the important specifications of the GTR.
Table 4- 1 GTR SPECI)FICATION3
ON	 OFF
Minimum Typical Maximum Minimum Typical Maximum
VA (volt) +15	 +16
	
+18
	
+15 +16 +18
V 	 (volt) 0 0
VC or VD (volt) +4.7 0
V 	 (volt) 0	 0 0 0
VF - V 	 (volt) 9. 950	 10.000	 10.050 0 0. 01
I L (ma) 30	 60 0 0. 01
IS (ma) 21 
PD (mw) 215 0 0.18
T ON	 (µ sec) 20
Temp (0C) -35	 +25	 +95	 -35 +25 +95
whe re
IL e Load current
IS	= Short circuit current
PD =_ Power dissipation
(V -V ) minimum and maximum include effects of temperature,F	 Er line and load variations
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4. 4. 2 GMR Function
The GMR provides a gated 30 volt supply to the signal modifiers,
which draw 6 fl ma during ON. The block representation of Figure 4 -35
shows the A/B/C power inputs, F/G power outputs, and D/E gate inputs.
Transistor QA represents the series regulating element and transistor
Q B the saturating switch elemF;nt.
Logic gate. inputs V D and V  perform a logic OR function. When
the gate signal V D or V  is high, QA is activat A and Q  is turned hard
Or:, such that (VL -V F ) is regulated at 30 volts and V F is approximately
-15 volts or V C -V CE sat Q	 When the gate signal is low, QA and Q 
are turned OFF, such that V F and V G go to ground potential. This is
necessary to insure that the signal modifier draws negligible current
during OFF. The gate signal comes from the power switch matrix which
is equivalent to an open or closed switch to +5 volts. The OR capability
of D/E inputs provide the option of turning ON the regulator one sample
time in advance. TON is defined as the time required for the voltage
output to settle within 100 my of its final value, assuming the 50% point
of the rising edge of the gate signal as reference.
•S
VD ORVE
LOGIC INPUT 0- TIME
SIGNAL
•30 f^
100 m
(V G - VF)
OUTPUT 0 TIME
VOLTAGE
t ON
(b)
Figure 4 35. Gated Modifier Regulator
.'
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Both the positive and negative lines are disconnected during OFF to
minimize the signal modifier OFF currents. This feature minimizes the
system power consumption. Table 4 -4 lists the important specifications
of the GMR.
TABLE 4-4. GMR SPECIFICATIONS
ON OFF
Min imum Typical Maximum Minimum Typic al Ma)amum
V A (vu It) +21 123 +25 +21 +23 125
V (volt) 0 0
V C (volt) -14.6 -15.1 -15.6 -14.6 -15.	 1 -15.	 1
V D
 or V (Volt) i4. 7 0
V F (volt) -15 0 0.01
(V F -V G ) (volt) 29.7 30.0 30. 3 0 0.01
I L (ma) 5 6 7 0 0.01
I A (ma) 8.2
I  (ma) 0.45
I C (nia) 7.75
PD (mw) 125 0 0. 3
T-)„ (µscc) 20
Temp ('(-) -35 +25 +95 -35 +25 r95
,,%-here
[it
I 1 = Load current of positive line
PD = Power dissipation
(V 1.-V G ) minimun: and maximum include effects of temperature,
line and load variations
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4. 4. 3 Circuit Principles
T1, e following discussions applies to both the GTR and GMR, since
the organization of both circuits are similar. Figure 4-36 shoves the
general circuit approach used to meet the specifications.
R 
V2	 V4
Figure 4,36. Grated Regulator Circuit Organization
Differential amplifier, A, maintains the junction of R  and R C at a
reference voltage by controlling the base voltage of QA . Conventional
regulators use a resistor from the base of t l-:e series regulating element,
QA, to the positive supply potential, V 1 . Instead, a pre-regulated PNP-
current generator replaces this resistor for three reasons:
a) A PNP-current generator offe. ease in gating, with
the additional feature of the input power approaching
zero during the OFF state. This is necessary to
minimize the total system power input.
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b) For given bias conditions, the dynamic collector
impedance of the current generator is considerably
larger than a conventionally used resistor. The
feedback loop gain, which is directly proportional
to this impedance, is therefore increased.
c) The preregulation aspect of this current generator
further isolates the remaining circuit from the effects
of input line voltage variations, thereby increasing the
line regulation.
Transistor, Q B , is a saturating switch which disconnects the
negative line during the OFF state (used only with GMR). Resistor RA
supplies base current only when tl-e regulator is ON. Thus when the gating
signal turns the current generator OFF, both QA and Q  are turned OFF.
Figure 4 -37(a) shows the preregulated, gated, PNP-current
generator. The output current is controlled by the voltage across RD,
which is approximately equal to the voltage across R E . The forward
biased emitter-base junction of Q  is used for temperature stabilization.
The reverse emitter-base breakdown voltage of QE stabilizes the voltage
across RE and R., and therefore regulates the output current against
changes in input line voltage. The current generator is ON only when the
sw'_tch is closed, which in turn is controlled by the gating signal.
A lateral geometry, side-injection PNP transistor is used in the
monolithic integrated regulator cii.snit because of the relative ease in
fabricating the device in the same substrate with NPN transistors. How-
ever, the disadvantages of such a structure include low current gains
((3 = 1 - 5) and poor frequency responae. Therefore, the composite struc-
ture shown in Figure 4-37(b) is used in place of Q C because the effective
of tie pair is the product of the P's of Q  and QG.
The fabrication of the side-injection PNP transistor with buried
layer epitaxial techniques presents difficulties in maintaining low sub-
st,-ate leakage currents and low substrate parasitic PNP pi's. To circum-
vent these problems, the dielectric isolation process was selected as the
appropriate technique for regulator substrate fabrication. A common
substrate type (MCD7) is used for all regulators. Each regulator circuit
type is fabricated by applying unique resistor and interconnect masks to
the dielectrically isolated MCD7 substrate.
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Figure 4-37. Regulator Current Generator Schematic
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4. 4.4 Monolithic Circuit
Figures 4.-38 and 4 -39 show the schematic and layout drawing of
the GTR regulator. Figures 4-40 and 4- 11 show the schematic and
layout drawing of the GMR regulator. Appendix K and L list the
specifications for these two circuits.
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5.0 INTEGRATED CIRCUIT TECHNIQUE
5.1 Processing
Table 5-1 designates the type of processing used in each of the
integrated circuit modules developed by TRW Systems. Note that the
remaining logic circuits are standard Fairchild modules. The PAM, PDM,
and DPDM output circuits are a combination of discrete components and
commercially available amplifiers.
TABLE 5-1. PROCESSING TECHNIQUES USED IN
TRW INTEGRATED CIRCUIT MODULES
Item	 Name	 Substrate	 BLE	 DI	 MOS	 CR
1 GTR MCD7 X X
2 GYA MCD7 X X
3 SCA41 MCD4 X X
4 SCA42 MCD4 X X
5 CAP CA301 X X
6 LSG05 LSr X X
7 0iDC MCD8 X X
8 AC;DC, MCD8 X X
where
BLE Buried Layer Epitaxy
DI = Dielectric Isolation
MOS Metal-Oxide-Silicon
CR Cermet (evaporated) Resistors
5.1.1 Buried Layer Epitaxial Bipolar Transistors
Figure 5-1 shows a buried layer epitaxial bipolar transistor in cross
section.
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EMITTER	 BASE COLLECTOR	 nYlr)F I nvFR
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XIAL LAYER
E
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Figure 5-1. Cross Section of Buried Layer
Epitaxial Transistors
The buried layer epitaxial processing technique is standard for
TRW Systems and has the following sequence:
1. Starting Material
2. Initial Oxidation
3. Photoresist Buried Layer
N+
4. Oxidation
5. Photoresist Buried Layer
N+
6. Buried Layer N+ Diffusion
7. Epitaxy
8. Ethyl Silicate Oxide
9. Photoresist Isolation
Pattern (P+)
10. Gate Isolation Diffusion
11. Photoresist Base
3.0 + 5 ohm-cm P-type Q00>
6-1/2 F Si0 2 (sodium light;
~13 ) 000 9 thick)
(Creates step in surface for
post epitaxy identification)
6-1/2 F SiO2
(To expose areas for buried
layer N+ collector diffus on)
Sb, monitor wafer 3 ohm-cm
P-type, sheet resistance
18 ohms/square, depth 3.5µ
0.60 + 0.15 ohm-sm; 10 + 24,
N-type
o + 1/6 F SiO2
To provide electrical ibLlated
areas
N-propyl borate, sheet resistance
5 ohms/square, depth 15µ
To expose base areas
5-2
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12. Electrical Isolation Test
13. Base Diffusion
14. Photoresist Emitter
15. Emitter Diffusion
16. Final Oxide
17. Photoresist Metal Contact
Pattern
18. Base Width Adjustment
Diffusion
To insure electrical isolation,
< luA leakage at 30 V
B203 , sheet resistance 160 ohms/
square, depth 3.Oµ ;z= 9000 R
Si0 2 grown during diffusion
To expose emitter areas
P205, sheet resistance 3.5 ohms/
square, depth 1.35 + 15
16,000 R
To expose electrical contact
Areas
Adjust for 6 = 100 + 20
5.1.2 Dielectric Isolation Bipolar Transistors
Figure 5-2 shows a dielectrically isolated bipolar transistor in
cross section, and Figure 5-3 illustrates the dielectric isolation fabri-
cation steps.
The dielectric isolation technique has the following processing
sequence:
0.6 + 15 ohm-cm N-type <100>
8 mils thick silicon
6-1/2 F SiO 2 (sodium light;
ca 13,000 X thick)
To provide dielectrically iso-
lated areas
Etch (2-HF; 15-HNO3 ; 5-CH3000H)
to 25µ depth
Sb, monitor wafer 3 ohm-cm N-type,
sheet resistance 18 ohms/square,
depth 3.5µ
i. Starting Material
2. Initial Oxidation
3. Photoresist Isolation
4. Silicon Etch
5. Buried Layer N+ Diffusion
cl
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EMITTED	 BASE	 COLLECTOR
r%	 n	 n	 OXIDE LAYER
OXIDE LAYER
POLYCRYSTALLINE
SILICON
Figure 5-2. Cross Section of Dielectrically Isolated
Transistor
I SILICON WAFER	 2 OXIDE LAYER	 5 OXIDE MASK
T
4 ETCH GROOVES
IN SILICON
Y7
7 DEPOSIT OXIDE
REACTOR PROCESSING
L-12:fl
5 REMOVE OXIDE
B DEPOSIT DIELECTRIC SUBSTRATE
(POLYCRYSTAL SILICON)
IJ77
6 DEPOSIT N * LAYER
i
9 REMOVE UNDESIRED MATERIAL
COMPLETED ISOLATED COLLECTOR REGIONS
Figure 5-3. Dielectric Isolation Fabrication Steps
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6. Dielectric Oxide 16,000 X
I
7. Poly Epitaxial Deposition
8. Parallel. Lap
9. Isolation Jig Lap and
Mechanical Polish
10. Base Mask Oxide
11. Photoresist Base
12. Base Deposition
13. Emitter Mask Oxide
14. Photoresist Emitter
15. Emitter Deposition
16. Final Oxide
17. Meta Contact Photoresist
18. Base Width Adjustment
Diffusion
Deposit ;zz^ 6 mils, < 0.01 ohm-cm
N-type, polycrystalline silicon
Lap ;:^!, 1 mil off poly deposit to
insure a flat and bump-free surface.
Forms mounting surface for Step 9.
Lap off original substrate to
expose islands of single crystal
silicon. Final polish O.lk alumina.
11,000 X
To expose base areas
B203 , sheet resistance 180 ohms/square,
depth 2.5p
11,000 R
To expose emitter areas
P 20 5 , sheet resistance 3.5 ohms/
square, depth 2.5µ
16,000 R
To expose device electrical contact
areas
Adjust for	 = 100
Table 5-2 compares dielectrically isolated and buried layer epitaxial
integrated circuits.
5.1.3 MOS Capacitors
Figure 5-4 shows a dielectrically isolateu MOS capacitor structure	
1
in cross section. Note that the oxide layer over the N+ region is thin
(1200 R) compared with the passivation layer (13,000
I
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Dielectric
Isolation
Few
High
Same as start-
ing wafer
Short, low-temp.,
shallow junctions
Moderate
Unlimited
Low
Low
Low
Nonexistent
As good as
discrete
transistor
Low
Good
Buried-Layer
Epitaxial
High
Moderate
Subject to epitaxial
process variation
Long, high temp.,
deep junctions
Good
Limited
High
High
Moderate
Design problem
Not as good
Moderate
Good
t
TABLE 5-2. COMPAFISON OF DIELECTRIC ISOLATION
WITH CONVENTIONAL CONSTRUCTION
Item
Number of Processing Steps
Potential Yield
Quality of Semiconductor
Active Body
Worst Case Impurity
Thermal Properties
Isolation:
Breakdown Voltage
Capacitance
Space-Charge Field
Leakage Current
Parasitic Transistor Action
with Substrate
Transistor Performance
(General)
Transistor Collector
Series Resistance
General Integral Circuit
Compatibility
a3
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THICK OXIDE
C
OXIDE LAYER
Figure 5-4. A Cross Section of an MOS
Capacitor Structure
The structure is fabricated with the following processing sequence:
1. Starting Material 0.6 + 15 ohm-cm N-type <100>
8 mils thick silicon
2. Initial Oxidation 6-1/2 F Si0 21 , 13,000 X thick
3. Photoresist Isolation To provide dielectrically
isolated areas
4. Silicon Etch Etch	 (2-HF; 15-HNO3 ; 5-CH3000H)
to 25µ depth
5. Buried Layer N+ Diffusion Sb, monitor wafer 3 ohm-cm N-type,
sheet resistance 18 ohms/square,
depth 3.5µ
6. Dielectric Oxide 16,000 R
7. Pcly Epitaxial Deposition Deposit ti 6 mils, < 0.01 ohm-cm
N-type, polycrystalline silicon
8. Parallel Lap Lap ti 1 mil off poly deposit to
insure a flat and bump-free surface.
Forms mounting surface for Step 9.
9. Isolation Jig Lap and Lap off original substrate to
Mechanical Polish expose islands of single crystal.
Final polish 0.111 alumina.
10. N+ Mask Oxide 11,000 R
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19. Deposit. Metallization
20. Photoresist Metal
21. Metal Sinter
To expose N+ area
N-type, 2.5 ohms/square
Defines capacitor and contact area
12000 R of SiO2
To expose silicon for counter-
electrode contact
500 R titanium and 6000 X aluminum
Defines electrodes
Forms ohmic contact to N+ silicon
for counter electrode
11. Photoresist
12. N+ Deposition
13. Photoresist Capacitor and
contacts
14. Grow S40 2 dielectric
15. Photoresist Contacts
5.1.4 Resistors
Figure 5-5 shows a thin film evaporated cermet resistor with metal-
lization in cross section. A buried layer epitaxial substrate is assumed.
The processing sequence which follows includes all of the surface
processing used on a monolithic compatible integrated circuit.
THICK OXIDE
Figure 5- 5. Cross Section of Cermet Resistor
0$
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tThe resistors are fabricated as follows: Cermec (Cr:SiO) is evap-
oraged over the wafer giving a sheet resistivity of 300 ohms per square.
Photoresist is applied and developed to mask the desired resistor areas.
The excess cermet (Cr:SiO) is etched away, leaving resistors. These
resistors are glen connected into the circuit by the metallization step.
After the substrate (epitaxial or isolated) has been processed and
the circuit contact holes etched, the processing sequence is:
1. Metallizing I Vacuum deposit 600 R of titanium
and aluminum of 0.02 ohms/square
sheet resistance
l._
2. Metallization I Sinter
3. Metallization I Etch
4. Cermet Deposition
5. Photoresist Cermet
6. Metallizing II
7. Photoresist Metallizing II
8. Metallizing II Sinter
9. Wafer Electrical
Function Test
Heat treatment to insure low
resistance ohmic contact to silicon
Cr:SiO sheet resistance 300 + 10 ohms/
square, thickness ti 300 X
To leave desired cermet for resistors
Identical to Metallizing I, except
for aluminum deposition sheet
resistance of 0.04 + 0.01 ohms/square
To leave desired metal for
interconnections
Heat treatment to insure low
resistance ohmic contact to cermet
f
5.2 Packaging
Figure 5-6 shows the Dimensions of the 1/4" x 3/8" flat package used
C
	 in this contract work.
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A thermal die mountin , using an AuSi alloy as the bonding agent, is
incorporated. Standard thermal compression ballbonding with 1.5-mil gold
wire is used for wire attachment.
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Figure 5-5	 Flat Package Dimensions
Figure 5-7 shows the cutaway of the transparent covered package. The
Corning 7059 glass-topped package allows laser trimming after the package
has been sealed and while the circuit is energized. Therefore, the
electrical parameter changes which occur during sealing are unimportant
since final adjustments occur later. Also, a circuit characteristic, such
as output offset, can be measured directly during the adjustment cycle.
In addition, the transparent cover allows the circuit to be visually
inspected after all processing steps have been completed.
The cover is processed and sealed to the package by the following
procedure:
1. The glass is vapor degreased in methyl alcohol.
2. Approximately 600 X of aluminum is evaporated.
3. Approximately 10,000 X of gold is evaporated.
4. The window pattern is photoresisted and etched..
The photoresist is removed.
^r
E
5-10
73
5-11
r
I rl
w
CC
a
w
I
F
v
x
a
v
Q)
CL
a
O
F
U)
co
ca
C.7
X
DO
7
O
H
C
v
8
LO
O
b
O
u
y
aJ
L+
v
cz
a
n
v
^o
w
•T5. 0.1 mil of gold is electroplated on the glass.
6. The array is sawed into individual tops.
7. The top is eutectic soldered to a 1/4" by 3/8" fourteen-
lead metal bottom package (see Figure 5-6) using a gold-
tin preform. The sealing is performed at 320 0C in an N2
environment.
Hermeticity measurements, using the helium leak test, show typical
seals of 5 x 10 -8 cm of Hg.
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6.0	 TESTING
6.1 Test Specifications
The test procedure is divided into module tests an6 system tests.
The signal conditioning amplifier is assembled on the same printed circuit
board as its associated GMR and GTR regulators. Therefore, the accuracy
and general performance of these three circuit types are tested together
as a module. Likewise, the AC/DC and O/DC converters are tested as
modules. The LPA modules are not contractually specified. The stated
specifications are therefore extrapolated from similar specifications of
the SCA modules.
On a system level, tests are performed on tiie power source, yogic
and timing, and the PAM, PDM, DPDM output circuit. T'he signal madifier
modules are not tested on a system level, but are used only to demonstrate
the analog and power multiplexing function.
6.1.1 Module
6.1.1.1 Signal Conditioning Amplifier (SCA)
6.1.1.1.1 DC Transfer Characteristics - The signal conditioning amplifiers
shall be differential input and single-ended output with four gain ranges:
a. Gain = 1000 + 1% from -30 O F to +20Q°F, converting a 5 mV full
scale input into a +5 V output.
b. Gain - 250 + 1% from -30°F to +200 0 F, converting a 20 mV full
scale input into a +5 V output.
c. Gain - 100 + 17 from -30O F to +2000 F, converting a 50 mV full
scale input into a +5 V output.
d. Gain = 25 + 1% from -30O F to +200°F, converting a 200 mV full
scale input into a +5 V output.
6.1.1.1.2 Frequency Response - The gain shall be constant within + 17
from do to 1 kHs.
6.1.1.1.3 Linearity - The output shall be linear within + 12.5 mV of	 [
a straight line between the output end points (nominal 0 and +5 V).	 !'
t
r
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66.1.1.1.4 Out^^ut Ripple - The maximum output ripple (noise) voltage shall
be 25 mV peak-to-peak as measured with an oscilloscope having a pass band
of 15 MHz, from -30"F to +2000F.
6.1.1.1.5 DC Output Voltage Offset - For • ero input signal, the output
voltage shall be 0 + 50 mV from -30O F to +2000F.
6.1.1.1.6 Common-Mode Rejection - The common-mode rejection shall be
80 dB or more from do to 1 kHz, with common-mode voltages of +1 V.
6.1.1.1.7 Input Resistance - The input resistance shall be 50 K ohms
or greater.
6.1.1.1.8 Output Resistance - The output resistance shall be 100 ohms
or less.
6.1.1.2 Gat,:d Modifier Regulator (GMR)
6.1.1.2.1 Output Volta p,e - The ON output voltage shall be + 30.00
+ 0.3 V from -300 F to +2000 F. The OFF output voltage shall be less than
0.3 rolt. The signal conditioning amplifier provides the load.
6.1.1.2.2 OFF Currents - The OFF current delivered to the GMR from the
power source shall be less than 10 µA, from -30 O F to +200°F.
6.1.1.2.3 Switching Times - The tON and tOFF shall be ]less than 5 µsec
and 20 µsec, respectively, measured from the 10% to 90% points with th,:
signal conditioning amplifier as load, from -30 0 F to +2000F.
6.1.1.3 Gated Transducer Regulator (GTR)
6.1.1.3.1 Output Voltage - The ON output voltage shall be +10.000
+ 0.050 V from -30"F to +200o F with a 325 to 375 ohm load. The OFF out-
put voltage shall be less than 0.1 v.
6.1.1.3.2 OFF Currents - The OFF current delivered to the GTR from the
c^
power source shall be less than 10 µA, from -30 O F to +200 F.
6.1.1.3.3 Switching Times - The t ON and tOFF shall be less than 5 µsec
and 20 µsec, respectively, measured from the 1.0;o to 90% points with the
signal conditioning amplifier as load, from -30 O F to +2000F.
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6.1.1.3.4 Output Ripple - The maximum output ripfle (noise) voltage shall
be 25 mV peak-to-peak as measured with an oscilloscope having a pass band
of 15 MHz, from -30O F to +2000F.
6.1.1.4 Phase Sensitive Demodulator ((6/DC)
6.1.1.4.1 Output Voltage Offset - For an input signal of 0 volts, the
output voltage shall be + 2.500 + 0.050 V, from -30 O F to +2000F.
6.1.1.4.2 Transfer Function Gain - For a 5-volt rms input signal in-
phase with the reference signal, 0 0 , the do output voltage shall be a
nominal +5 volts, or +2.500 + 0.025 volts added to the output offset
voltage measured with 0 volts input signal, from -30 0 F to +2000F.
For a 5-volt rms input signal out-of-phase with the reference signal,
1800 , the do output voltage shall be a nominni 0 volts, or +2.500 + 0.025
volts subtracted from the output offset voltage measured with 0 volts
input signal, from -30 0 F to +2000F.
6.1.1.4.3 Output Ripple 	 The maximum output ripple (noise) voltage
t
	
	 shall be a 25 mV peak-to-peak as measured with an oscilloscope having a
pass band c,f 15 MHz, with 5 volts rms, 0 0 , input, from -30O F to +2000F.
6.1.1.4.4 Linearity - The output shall be linear within +12.5 mV of a
straight line between the output end points (nominal 0 and +5 volts).
6.1.1.4.5 Input Resistance - The input resistance shall be 50 K ohms or
greater.
6.1.1.4.6 Output Resistance - The output resistance shall be 100 ohms
or less.
6.1.1.5 AC to DC Converter (AC/DC)
6.1.1.5.1 Output Voltage Offset - For an input signal of 0 volts, the
output voltage shall be 0 + 0.05 volts, from -30O F to +2000F.
6.1.1.5.2 Transfer Function Gain - The gain shall be 1 volt do output
for every 1 volt rms ac input, + 17, as measured between 1 volt rms and
5 volts rms ac input, from -30O F to +2000 F.
6.1.1.5.3 Output Ripple - The maximum output ripple (noise) voltage shall
i	 be 25 mV peak-to-peak as measured with an oscilloscope having a pass band
of 15 MHz, with 5 volts rms input, from -30 O F to +2000F.
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6.1.1.5.4 Linearity - The output shall be linear within +12.5 mV of
a straight line between the output end points (nominal 0 and +5 volts).
6.1.1.5.5 Input Resistance - The input resistance shall be 50 K ohms or
greater.
6.1.1.5.6 Output Resistance - The output resistance shall be 100 ohms or
less.
6.1.1.6 LPA Low Gain Amplifiers
6.1.1.6.1 DC Transfer Characteristics - The LPA low gain amplifiers
shall be single-ended input and single-ended output and shall have the
following do gain ranges:
a. Gain = +5 + 1% from -30 0 F to +200'F, convening a it volt full
scale input into a +5 volt output.
b. Gain = +2 + 17 from -30°F to +200 o F, converting a +2.. volt
full scale input into a +5 volt output.
C.	 Gain = +1 + 1% from -30O F to +2000 F, convering a +5 volt full
scale input into a +5 volt output.
d. Gain - +1 + 1% (differential input) from -30 O F to +2000 F, con-
verting a +5 volt full scale input into a +5 volt output.
e. Gain = -2 + 1% from -30o F to +200o F, converting a -2.5 volt
full scale input into a +5 volt output.
f. Gain_ _ -5 + 1% from -30o F to +200°F, converting a -1 volt full
scale input into a +5 volt output.
6.1.1.6.2 Frequency Response - The gain shall be c,istant within +1%
from do to 1 kHz.
6.1.1.6.3 Linearity - The output shall be linear within +12.5 mV of a
straight line between the output end points (nominal 0 and +5 volts).
6.1.1.6.4 Output Ripple - The maximum output ripple (noise) voltage shall
be 25 mV peak-to-peak, as measured with an oscilloscope having a pass
bard of 15 MHz, from -30 O F to +2000F.
6.1.1.6.5 DC Output Volt ,e Offset - For zero input signal, the output
voltage shall be 0 + 50 mV from -30 O F to +200°F.
6-4
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6.1.1.6.6 Input Resistance - The input resistance shall be 50 K ohms or
greater.
6.1.1.6.7 Output Resistance - The output resistance shall be 100 ohms or
less.
6.1.2 System
6.1.2.1 Power Source
6.1.2.1.1 Voltages - The three reference voltages should remain constant
with battery variations from 22 to 32 volts from -30 O F to +200o F within
the following limits:
V+10R	
= +10.000 Y 0.010 volts
V+5R	 = +5.000 + 0.005 volts
V
+2.5R ° +2.500 + 0.005 volts
6.1.2.1.2 Efficiency - The signal conditioning system shall not require
more than 200 mA when powered from a 28-volt battery.
6.1.2.2 Logic Commands and Function
The logic commands shall include the following types.
6.1.2.2.1 Mode Control - The mode of operation shall be either serial
or parallel.
6.1.2.2.2 Serial Operation - The programmer shall sequence through a
minimum of 3 and a maximum of 90 channels, the last two being reserved
for synchronization. The start and stop channels shall be externally
selectable. PAM and PDM synchronization pulses will identify each frame
according to IRIG specification.
6.1.2.2.3 Parallel Operation - The programmer shall operate in a parallel
(or random access) mode, such that any channel 0 5 N s 87 can be selected
and held.
6.1.2.2.4 Clock Control - An internal or external clock shall be select-
able. The internal clock shall operate at 900 Hz + 3%.
6.1.2.2.5 Strobe Control - An internal or external strobe signal $hall
be selectable. (The strobe signal determines the analog output sample
period.) The internal strobe signal shall provide a 50( + 3) percent
duty cycle for normal PAM use.
6-5
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6.1.2.2.6 Frame Rate - The programmer logic shall operate up to 9000
channels per second (100 frames per second).
6.1.2.3 PAM, PDM, and DPDM Outputs
The PAM (Pulse Amplitude Modulation), PDM (Pulse Duration Modulation),
and DPDM (Differential Pulse Duration Modulation) output shall be simul-
taneously provided according to IRIG standards.
6.1.2.3.1 PAM Output
6.1.2.3.1.1 General Waveform - Figure 6-1 shows a PAM pulse train wave-
form. An alternating zero and full scale signal is shown. (Note: For
discussion of system operation, the initial 50 percent of the channel
period will be the OFF period. IRIG specifies the initial 50 percent of
the channel period as the ON period; however, the difference is only
academic. The waveforms are identical.)
During the OFF period, the PAM output should be at 0 + 0.050 volts.
During the ON period, the PAM output should be proportional to the analog
signal being monitored on the particular channel (0 through 87) selected.
Temperature range of -30°F to +200 0 F applies.
6.1.2.3.1.2 Signal Accuracies - With a +5 volt full scale voltage into
the analog multiplexer, the output of the PAM shall be +5.000 + 0.050 volts.
With 0 voltage into the analog multiplexer, the output shall be +1.000
+ 0.050 volts. Temperature range of -30 O F to +200o F applies.
6.1.2.3.1.3 Timing and Synchronization - The PAM duty cycle shall be
50 (+ 3) percent. The synchronization pulse shall be internally gener-
ated with an amplitude of 5 volts + 1% and shall occur during channel 89
ON and OFF times and channel 90 ONtime.
6.1.2.3.1.4 Output Load - The PAM output shall remain within specifica-
tion from no load to a load of 100 K ohms in parallel with 1200 pF.
6.1.2.3.2 PDM Output
6.1.2.3.2.1 General Waveform - Figures 6-2 and 6-3 show a PDM pulse wave-
train and waveform, respectively. An alternating zero and full scale 	 f
signal is shown in Figure 6-2.
I
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During the OFF period, or low state, the out-put shall be 0 + 0.050
volts. During the ON period, or high state, the output shall he +5.00
+ 0.10 volts. The temperature range of -30 O F to +200°F applies.
6.1.2.3.2.2 Signal Accuracies - With a 15 volt full scale voltage into
the analog multiplexer, the PDM output pulse width shall be 660 + 10 µsec
at +750 F. This value shall remain constant within + 10 µsec over the
-30O F to +200 0 F temperature range. With a 0 voltage into the analog
multiplexer, the output pulse width shall be 110 + 10 µsec at +750F.
6.1.2.3.2.3 Rise and Fall Times - The rise and fall time of the PilM
pulses shall be a maximum of 5 µsec measured from the 10% to 90% points,
over -300 : to +2000 F range.
6.1.2.3.2.4 Synchronization - The PDM synchronization pulse shall be a
zero voltage output during the 88 and 89 channels.
6.1.2.3.2.5 The PDM output shall remain within specification from no
load to a load of 100 K ohms in parallel with 1200 pF.
6.1.2.3.2 PDM Output
6.1.2.3.3.1 General Waveform - Figure 6-3 shows a DPDM output waveform.
It represents a differentiation and inversion of the PDM output, such
that a positive-going edge of the PDM output corresponds to a negative-
going pulse of the DPDM output, and vice versa, as shown in Figure 6.3.
6.1.2.3.3.2 Load - The load shall be a series-connected 15 ohm resistor
and a 1 mH inductance.
6.1.2.3.3.3 Current Output - The output current shall be -16 (± 4) mA and
x-16 (+ 4) mA into the specified load. The pulsewidth, measured at the
10 percent point, shall be 15 _ 5 µsec. The 10% to 90% rise time shall
be 8 µsec or less. The overshoot in the opposite direction shall be
30 percent maximum and decay to zero within 50 µsec.
4-
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6.2 Test Equipment
The signal modifiers and gated regulators shall be tested on their
PC cards independent of the system. This allows more thorough testing,
even though a separate test box is required. These signal modifier cards
shall then be inserted iutc the system for system tests.
6.2.1 Module Tester
The module tester is shown in tap and bottom views in Figures 6-4
and 675, respectively. Note the four large cable connectors which are
used to cable the gates, outputs, and power to the signal modifier PC
boards mounted in the card cage shown in Figure 6-6. Figures 6-7 and
6-8 show the module Lester front view and side view respectively.
The test equipment is mated to module tester via the inputs shown
in Figure 6-8. Operation of this test box follows the general outline:
	
1.	 Place the cards to be tested into the card cage. Only one
type of modifier should be tested at one time (all 16 SCA's
or 20 AC channels or 10 LPA's).
	
2.	 The "Circuit Test" switch, shown in Figure 6-7, is set to test
a particular function according to:
Position	 Function
1	 SCA
2	 GMR
3	 GTR
4	 LPA
5	 d /DC
6	 AC/DC
As a result of this selection, one of the switches marked
S.C.A., G.M.R., G.T.R., L.P.A., or O /DC is activated. The
position of these switches, in turn, determines the particular
test to be performed.
	
3.	 The signal modifier inputs are connected to the test box via
the individual connectors shown in Figure 6-4. Each module
card position is 1 through 20. If, for instance, module
No. 9 is to be tested, the connector in position 9 is dis-
engaged and inserted into the mating connector corresponding
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Figure 6-4. Module Tester Top View
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Figure 6-5. Module rester, Bottom View 1
IFigure 6-6. Module Tester Gard Ceee
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Figure 6-7. Module Tester, Front View
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Figure 6-8. Module Tester, Side View
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ei
to the test to be performed, perhaps S.C.A.
	 gain of x100	 linear-
ity	 (LIN.),	 or S.C.A.	 CMR,	 or 0-D.C.	 Function	 (FUNC.),	 etc.
As the module number input is selected in this manner,
	 the
module select switch(es)
	 is set at the same module number.
When modules
	 11 through 20 are to be tested,	 the "module select"
switch "1-10" is seL at position No. 	 11.	 This activates	 the
companion switch labeled "module select 11-20."
4.	 If the SCA modules are to be tested,
	 the "circuit test" switch
is set at position No.
	
1.	 The "S.C.A." switch, 	 in turn,	 deter-
mines the particular test to be performed according to:
P-)sition	 Test
1	 DC offset and Noise
2	 DC Gain, R
	
and Ri	 o
3	 Linearity
4	 Frequency Response and CMR
The input connectors must be selected to correspond to the test
to be performed and the module number to be tested.
5.	 If the GMR modules are to be tested,
	 the "circuit test" switch
is set at position No.
	
2.	 The "G.M.R." switch,	 in turn,	 deter-
mines the particular test to be performed according to:
Position	 Test
1	
Vo(ON)
2	
Vo(OFF)
3	
Is(OFF)
4	 tON and tOFF
No selection of input connectors is necessary.
6.	 If the GTR modules are to be tested,
	 the "circuit test" switch
is set at position No.
	 3.	 The "G.T.R." switch,	 in turn, deter-
mines the particular test to be performed according to:
Position	 Test
1	 Vo(ON) and Noise
2	 Vo(ON) with added load
3	
Vo(OFF)
4	
Is(OFF)
5	
tON
	
and 
tOFF
No selection of input connectors is necessary.
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	7.	 If the LPA modules are to be tested, the "circuit test" switch
is set at position No. 4. The "L.P.A." switch, in turn, deter-
mines the particular test to be performed according to:
Position	 Test
1	 DC Offset and Noise
2	 DC Gain, R i , and R 
3	 Linearity
4	 Frequency Response
The input connectors must be selected to correspond to the
test to be performed and the module number to be tested.
	
8.	 If the O/DC modules are to be tested, the "circuit test" switch
is set at position No. 5. The "(b-D.C." switch, in turn,
determines the particular test to be performed according to:
Position	 Test
1	 Calibrate +2.5 volt offset
2	 Calibrate AC reference
3	 DC Offset
4	 Out-of-phase Input
5	 In-phase Input, and Ri
	
9.	 If the AC/DC modules are to be tested, the "circuit test"
switch is set at position No. 6. The only change that must
be made during these tests is the load resistance, which is
selected by the appropriately marked toggle switches.
6.2.2. System Tester
6.2.2.1 General Description
The system tester is shown in Figures 6-9 through 6-12. The top
card rage of Figure 6-10 contains the control logic and power connector.
The bottom two card cages contain the signal modifier cards.
The 72 connectors on the front panel are used for the signal modi-
fier inputs. Behind each connector there is a bridge and potentiometer
which is connected to gated power (GTR) as shown in Figure 6-13.
Inserting a "dummy" mating connector which has been prewired (as shown
for channels 59, 60, 61, 62, 63, and 64), connects the signal modifier
input to the bridge. Adjusting the potentiometers permits zero to
6-18
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Figure 6-9. System Tester Front Panel
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IFigure 6-10. System Tester, Rear View
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Figure 6-13. Signal Modifier Input Connections for Breadboard System
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•full scale do signals to be monitored. If the internal bridge connection
is not desired, a mating connector, with cable, can be inserted to
energize an actual strain guage; or the signal modifier can monitor an
external signal source.
The following section describes the function of the front panel
controls. Refer to Figure 6-9. The operator can insert various digital
control signals and monitor the resultant channel position and/or PAM
output via the front test panel. Note that digital input is activated
by an equivalent switch closure to ground. System commands are therefore
simulated by switch positions.
6.2.2.2 Indicator Lights
The programmer channel position, 0 through 127, is displayed as
a binary number on the row of seven lights appearing at the top of the
front panel. An ON light represents a 1 and an OFF light represents a 0.
6.2.2.3 Auto Start Channel - Manual Entry
The seven switches labeled "Auto Start Channel" provide the binary
input for selecting a channel in the random access mode of operation and
also for selecting the start channel in the sequential mode of operation.
6.2.2.4 Auto Stop Channel (N-1)
The seven switches labeled "Auto Stop Channel (N-1)" provide the
binary input for selecting the stop cha...iel in the sequential mode of
operation. The actual stop channel is the number represented by the
switch positions plus one. The override switch causes the programmer
to cycle from the start channel all the way through to the last channel
(channel 127), when the switch is in the up position, regardless of the
position of the other seven switches.
6.2.2.5 Mode
The mode switch	 (toggle) selects the Power Programmer mode of
operation as follows:
(MAN)	 = manuz! or random access mode of operation
(AUTO) = automatic or sequential mode of operation
The bushbutton manual switch (MAN/LOAD)	 is used to load the counter with
the channel position selected on the (MANUAL ENTRY) input switches.
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ea6.2.2.6 Strobe
The strobe signal determines the analog output sample period.
The (EXT/INT) toggle switch selects the 50 percent duty cycle internal
strobe signal, or an external strol-e signal via the (EXT/INPUT) connector.
In the external strobe mode, analog sampling will occur when the signal
is at the logic 1 level. (Minimum pulse duration at logic 1 level is
400 nsec. The frequency range is DC to 100 KHz. The strobe override
switch (OVR/NORM) provides a continuous active level for the strobe sig-
nal as follows:
(OVR)	 - override condition, equivalent to a logic 0 input
(NORM) - no effect on programmer, equivalent to a logic 1 input.
6.2.2.7 Power
A power supply is i•1 in the tester to convert 110 volts/60 Hz
ac to +28 volts dc. A switch, labeled (+28), in the center of the front
panel allows the operator to select the specified tolerances on the +28
volts as follows:
HI + 32 volts
LO + 22 volts
NORM + 28 volts
The power switch, which interrupts the 110 volt/60 Hz ac input, and
power light indicator, is located in the bottom left-hand corner of the
front panel. The terminals (+28) and (GND) monitor the do power input
to the Power Programmer. (Note, do NOT connect an external power supply
to these terminals.)
6.2.2.8 Clock
The switch located in the clock section selects an internal 900 Hz 	 i
clock (INT) or an external clock signal (EAT). When the switch is in
the (EXT) position and a signal generator connected to the (EXT INPUT)
terminal, the programmer steps to the next channel on transition from
logic 1 to logic 0 at a rate which is one-tenth of the signal generator
rate. The (INT OUTPUT) terminal monitors the 900 Hz, 50 percent duty
cycle square wave internal clock. It can be used for synchronization
or test purposes. Note: if the PAN format is used, analog data is
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Isampled during the positive half of INT CLK OUT wave form
The external clock input specifications are:
	
Sine wave: Amplitude:	 2 V rms minimum
3 V rms nominal
10 V rms maximum
Frequency: DC to 150 kH-
Rectangular
Wave:	 Amplitude:	 -3 volts negative minimum
+5 volts positive nominal
+15 volts positive maximum
Positive
Pulse
	
Duration:	 1 microsecond minimum
Frequency: DC to 150 kliz
6.2.2.9 Outputs
The PAM, PDM, and DPD11 outputs are monitored on the front panel
terminal. The (SYNC) terminal provides one pulse every frame period.
This logic 1 level pulse occurs during the second half of the (N-1)
channel period and during all of the (N) channel period where N denotes
the 'last program channel.
6.2.3 List of i'es*_ Equipment
The following test equipment is needed to perform the module and
system electrical tests in conjunction with the delivered module tester
and system tester, previously described.
Item Function Equipment
1 AC signal source HP 652A Test Oscillator
2 DC signal source Fluke 313A Voltage Calibrator
5 DC differential digital HP2401C Integrating Voltmeter
voltmeter
4 AC digital voltmeter HP2401C Integrating Voltmeter with
HP2410B AC/Ohms Converter
5 Oscilloscope Tektronics 545B Oscilloscope with
Tektronics iAl Dual-trace Plug-in
and Tektronics IA5 Differential
Plug-in
6 Ammeter (100 µa to HP3440A Digital iv--ltimeter with
500 ma) HP344A DC Multi-function Plug-in
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IItem	 Function
7	 Electronic Counter
(time interval)
8	 Four Power Supplies
(0-25 volt)
Equipment
HP5245L Electronic Counter with
HP5262A Time Iwterval Unit
Harr'-son Labs Model 865B
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1	 6.3 Test Procedure and Test Data
The module tests are performed at -30°F, +750 F, and +2000 F. The
temperature chamber must be dehumidified to prevent moisture from affecting
the measurements.
6.3.1 Module
All signal modifier types with their associated gated regulators are
mounted on a universal printed circuit card shown in Figures 6-14, Cr 15,
and 6-16.
6.3.1.1 Signal Conditioning Amplifiers (SCA)
Table 6-1 shows the printed circuit board pin connections for the
SCA signal modifier.
6.3.1.1.1 DC Offset and Noise
Function No. 1 - The amplifier do output voltage offset and output
noise is measured with the test connection shown in Figure 6-17.
The amplifier input is externally biased to ground, so the source
configuration is a floating 360 ohm resistance, as specified. The
amplifier output is connected to a do digital voltmeter and an
oscilloscope with a 15 MHz pass band.
The amplifier is temperature cycled from -30o F to +200°F. The
output voltage is recoided together with the peak-to-peak noise.
The oscilloscope simultaneously monitors the amplifier dynamic
stability.
+5V	 DC DIGITAL I
50K	 — METER--
360rL
50K	 OSCILLO-
SCBPF	 -
Figure 6-17. Output Offset Measurement
6
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Figure 6-14. Layout - Signal Modifier Board No. 1
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Figure 6-15. Signal Modifier Printed Circuit Board, Side B
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ITABLE 6-1. PRINTED CIRCUIT BOARD PIN CONNECTIONS
1	 +10V GTR out
2	 +16V GTR in
3	 gate input
4	 +21V GMR in
5	 -15.25V 'GMR in
6
7
8
9	 +15V GMR out
10
11
12
13 -15V GMR out
14
15 ground II
16
17 ground I
18 output
19
20
21 - input
22 + input
ct
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ti
700/
6007
S ap !r
Soo X_
5'0 z
,Soo
floc s
5
S
Y
6
9
8
6
g
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8
3
8
7
io
Z
z
_ 3
X
y
'3
7
c
0
	
Output Offset Readings (mV)
a
SN
7y0-1
700/
6007
60o s-
600y
6 003
SooS
Soo k
.CAP-0-2,—
Soo/
y 0oS
foo y
y0o 2
f'oo/
-300 F
+35
Oo
t /o
rt y
+_
3
4- 2
—/ 8
-2S
- 9
+75t
- /y
^LL
4- S
,^ 6
2
00
+ S
^ 3
f 5
f /S
42/
+29
--_
+2000 F
s
t /
-/S
-/5
- 9 _
-/S
2.3
-/T
-/8
-3/
Noise Readings (mV Peak-to-Peak)
SN	 -300 F	 +750F	 +2000 F
700-f
	 y	 2
5
S
-
6.3.1.1.2 DC Gain and Output Impedance
Function No. 2 - The amplifier do gain is measured with the test con-
nection shown in Figure 6-18. A precision divider attenuates the input
signal allowing the input to be measured at a high level. The low im-
pedance arm of the divider is chosen to insure that the amplifier input
Impedance does not significantly load the divider.
The do digital voltmeter monitors either the input or output as
determined by the calibrate switch, S 3A . Measuring the input voltage
to the resistance divider and the output voltage of the amplifier allows
the amplifier do gain to be calculated, assuming the resistance divider
is sufficiently accurate. The gain is measured from zero to full scale
output. The amplifier output impedance is measured (or shown to be less
than the specified value) by loading the amplifier output via S 4 and
measuring the resulting change in output voltage.
Calculate the output impedance from
Ro = AV (2 x 10 3 ) ohms where
Wo = change in V  from no load to 10 K load, in volts.
999R to 24R
S 3A
R
DC SIGNAL i
SOURCE	 S
4 0
10K 	 50K^
DC DIGITAL
METER—^ 1
OSCILLO-
SCOPE
1
21
	 Figure 6-18. DC Gain Output Impedance Measurement
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0GAIN READINGS -300F (outputs in volts)
Output With Output With
SN Full Scale Input Zero Input Calculated Gain
loo S ,9 9 7 -, DOB _ 1 001 y 2S
zoo y y. 9 B o - . 0 // . 99 x 1S
7003 t. 020 117^LZS
700/ y.9BS -.007 . 9pe xzs
-227_ 5'.009 4,007 i, 00ox/ge
6005' 5'.006 +.008 _ . 1psxIoo
6 00 V S, PDX .000 A Vol x1 oo
600 3 y.99y -.007 Aocoxioo
3,0 0S ^,17 •f. D / ,f j Poo x 290
,'ODy _y.9Z —.o63 ,9??x2SP
X500 1 5'1000 t, OOy . f90x1s0
Soo /
Sf Do
Y 9 8 6
V. 90/
-, O/ f
-. D
t. 00/ x iso
V0 0  V y, 9B 7 -, 0 2 g
Ott jt/ovo
&P03 x/ wo
y00 2 19, 976 -.1038 /.00ix"Mo
V ao/ 4^, 9s2 -.OsZ 1,000"ADO
GAIN READINGS -75 0F (outputs in volts)
Out 	 With Output With
SN Full Scale Input Zero Input Calculated Gain
loos
7DD y
y. Qps
y 91 /
-.e27
—. O/Q
/.2oox2s
/.20Ox1S
7003 S, 026 t.o// /.003x2'
7D0/
6007
S, cop
Le0z
♦.005
x:00
1,000A2.S
,991!x/0o
6 Dom y, 9f 6 -.003 -.949x/oo
600?/ y.94o _ -.006 .99 	 roo
6 00 3 000 .00 0 _ A 9?00x I0a
.SODS S.OD6 *,007 ,g9rx ISO
Soo V S! 936 -.o32 .9971130
51002 S! P pf .4'.006 .9991,v ao
SPO /
_Y^Y^_ -.0/_ /. -21X-15P
V00S S! 9S3 -.0rp I, oa Xl~
yoo V V. 982 -.o/f Z000.0
y o a 2	 y. 9 8 7	 -. o/ _	 /.000 .4"00
yoo /	 Y• 9 7 /	 - .031	 i 000x/ppo
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•GAIN READINGS	 +2000F (outputs	 in volts)
Output With Output With
SN Full Scale Input Zero Input Calculated Gain
--"^ S y.	 g —. OO S /, GOD x is
7ooy S.a/,3 -.00S 1.Do3it2S
X003 S.0.3 .00 le -/. o0Axas
70p/ 037 *. 00 9 /.DOS X2S
6007 X97 7 -.016 .998x/Oa
6 op S V. 99 p Q_ -.Do/ 1000 x 120
6 V.^908y -.007 .	 P-X too
6 oO3 S/. to B
-, 0 112 .999x100
Soas 5.01S +.030 -"?"so
SOO Z_97S -.0/2 . l f 7x ^. :0
SOD 2 y is f -. 02S .l96 X250
SOO / -r. o D 4 f. 00 h 1.00 D X 2 SO
yo a ,f - _x$91 -. o 7.9, .99 x/ODa
you rte._ _y Qio -.06-S— .MrX1000
yooz y, 9/3 -.05'6 ,9939.1000
V, 71 2 07EI
Output Impedance Readings	 (+75°F)
SN AVo(MV)
R 
70o-r- L1 ^21L
_700Y _
700
< L G 2 rx
_
700/ --
—^
<
_ < 2 fL
2 n
6oQS <1 42
6020y [ / <Z n
6003 I < 2n
Soo y < 2 n
^i ► o /
_SL`
-4 	 .
HODS	 4 11
,y—Ct^—	 < 1	 c 211 _
< -ALL
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6.3.1.1.3 Linearity
Function No. 3 - The amplifier linearity is measured with the test
connection shown in Figure 6-19. The do source is first set at 0 volts.
The do digital meter then indicates the amplifier offset, which is
recorded. Next, the do signal source {s set to +5.0 volts. The potenti-
ometer is then adjusted so the do digital meter reads the offset value
previously recorded. Tire do signal source is then set for +1, +3, +4,
+5 volts, etc. The deviation the do digital meter reads from the original
offset is the deviation from linearity.
DIGITAL
MTER __ J
I
DC SIGNAL
SOURCE
Figure 6-19. Linearity Measurement
Deviation From Linearity in mV (+750F)
SN -3 -2 -1 0 +1 +2 +3 +4 +5 +6
7-=S ±L -L _=L -V
7A" ox
V" 0 0 L _ -L. _- / - Z 1Z _.
7021 0 0 0_ 0_
6007 f L _^ o _Q -L -i_
60D y o o o o
_o o_6003 *1 ±L 0- _0 0 _lam
Sops o o 0/ 0_ fL Q 0 a 0
Sp" -.L 1,/ 0 o o O 0 0 o
SOD 1 -i 0 0_ 0 _ -/ 0_ _l- -- _
SQL o o 0_ ^_ o o _0 0 0
yAUS -0- 0 # fL */ -A2- .	 o
yea-v f 0 0-
Y-OP-a -3 -2 Z o o ,► i +/ f /
You - / -/ - / -/ o o ± / o
0
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W1	 6.3.2.2.4 Frequency Response 	 ,
Function No. 4 - The amplifier frequency response is measured with
the test connection shown in Figure 6-20• A precision divider attenuates
the input to be measured at a high level. The low impedance arm of the
divider is chosen to insure that the amplifier input impedance does not
significantl- load the divider.
The do digital voltmeter monitors either the input or output as
I
determined by the calibrate switch, S 3A . Measuring the input voltage
to the resistive divider and the output voltage of the amplifier allows
the amplifier ac ga:n to be calculated as a function of frequency,
assuming the resistive divider is sufficiently accurate. The output
voltage swing is set to 1 V rtns to insure linear operation in the nega-
tive direction. The amplifier output swing limits can be observed on
the oscillos-ope by increasing the ac input signal until both positive
and negativc limiting occurs.
AC DIGITAL
(— METER
999 R to 24R	 I
S3A
1	 OSCILLO-
AC SIGNAL	
SCOrESOURCE
Figure 6-20. Frequency Response Measurement
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II	 --
Frequency Response (+75 0F) (volts RMS)
SN 100 Hz 1 KHz	 10 KH7 40 KHz
7005
700 Y-
x.000
/.000
,Q97	 .769
. 9f z 	, 779_
./Y6
7
7003 _ ,/. oo3 1.00/	 • '	 ,5 • /V a
7001 /.OD A _ •t4?	 -17r -/YR
6007 /.000 ,99g	 .77S .09
6 00 t 4 000 •997	 .775 ./o/ 
Soo _i,^ l: Do/ _997	 .793 .IoS
6003 , , 00/ .4t8	 —as/ .131
S 005 /. 00/ /1 09)0	 . Bo! .07.2
S-00 ,y
. Pe 8 !95 —. Lys
5002 .ft9 ,l97	 .813 •097
5001 /,Do ,,.003	 .7691 .oys
VOO /.002 .00	 .SS3 . 023
V00 Y /• oo/ /.002 	 •6S9 • 031
1/00 2 /,VD/ 1.00e	 • 6 // • 03/
foo / /.00/ 1.00	 .6S0 . 0 25*
it
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6.3.1.:.5 Common-Mode Refection
Function No. 5 - The common-mode rejection is measured with the test
connection shown in Figure 6-21. The ac signal source is monitored when
the calibrate switch, S 3B , is in the UP position and is set to a + 1 volt
amplitude. The S 3 switch is then set to monitor the amplifier output
and a reading taken. These measurements allow the common-mode gain to
be calculated. The common-mode rejection is the rat i j of the differential
mode gain to the common-mode gain.
AC DIGITA
--1	 --^ METER	 - -
i
Sad
	
--
r -
— OSCILLO-
1 SCOPE 1
Figure 6-21. Common-Mode Rejection Measurement
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fA
Common Mode Rejection Readings (+75 0F) (mV p-p)
SN 10t^ Hz 1 1(Hz 10 KHz
loo S 2 ^_ 20
700 V 2 ^_ 22
700 3 ^_ ^— 2
-ZA2
6007
— 2 7— —^
6005 5
_
12.
s oy	
—3 J3 /VP
6 ooa 2—
— 3
s'ocs t –^ –lam_
SOO V / 3_ 7
oo/ 7 V
s'o 3_^
400 / 12.
To calcuate:
_ ;)MG
CMP
CMG
= 2 x DMG
pV
0
where	 AVo = output in volts
DMG = differential mode gain
CMG = common mode gain
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a
RCalculated Common Mode Reiection +75°F
SN 100 Hz 1 KHz 10 KHz
7005 ^ ST °^- _,Z, SOD 2 00
700/ 25,000 ^'OO_ 21272
^o o,^ /.^Soc? C, 2 SQ 9 60
7001 SD, DOD
6007 000 29.5,70 22,222
6 OOS 2oD^pqo yp Poo /T
600Y 66	 6 66+ 666 Tye 9
6o03 Q000 100,000 6L-1 6 66
soon 15120Do 5-0.4 0 0
Son y 500,000 7Zj42e
5, 00 2 /ZSL000 T 00_Z 1 090
,foo 7/,ys8 3S"^
-
y o o s 66	 666 333,33Z IV
yoo y SOD 000 3332 /33.332
yoo 2 LU RY6 tsQy
yoo / Soo o^ /66,666 S/0
(1-43
sue_..,._ - _^.^...	
---	 - -	 •^-^-^^
6.3.1.1.6 Input Resistance
Function No. 6 - The input resistance measurement is made with the
connection shown in Figure 6-22, Making the assumption that the amplifier
input resistance is dominated by the biasing resistors which are connected
from each input transistor base to ground, the input resistance is simply
made with an ohmmeter (the amplifier power is OFF). This assumption is
valid since the actual amplifier input resistance is more than five
hundred times the biasing resistor impedance. Note that the specified
differential input impedance refers to the sum of Rin-A and 
Rin-B'
R
R METER
T
AMPLIFIER
pOG;ER OFF
Figure 6-22, Input Impedance Measurement
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Input Resistance Readings
	 (+75°F) (ohms)
SN Rin A Rin B Rin A + B
70 o S 75' k S9K / - y K
_7ooy S1 k 72K 131 K
7003 77k 73k /So K
_?ooi 73At f7k /3o K
6 00 7
_ /Oak vNMP o.o
600S ?d A'
_IOZA— 203/C
60oy /07&
- /22 Af 23/k
6003 7yk aSk /S9k
Soo S 96k 11 /,r
_	 207k
_ 7ON aVk /Syk
o^o^ 6 B k 72k
 
I VOK 
Boos
—/23 & 2/9,K 
-^-
7SK
_	 S 8k
B/K
72K
116k
dG^ 62k 67k /19K
fool SAW ASK / 6 OR
I	 6.3.1.2 Gated Modifier Regulators, GMR
The GMR is measured with the test connection shown in Figure 6.23.
Each GMR is mounted on a signal modifier printed circuit card loaded with
a SCA signal modifier. The printed circuit board pin connections are
shown in Figure 6-23.
With the signal generator disconnected and S1 closed, the ON output
voltage is read on the digital voltmeter. With S1 open, the OFF output
voltage and OFF supply current are measured.
With S1 open and the signal generator ON and set to 1 kHz switching
rate, the regulator is switched ON and OFF. The 10 percent to 90 percent
turn ON and turn OFF times are measured on the oscilloscope.
15
3	 9
SIGNAL
GENER-	 100K	 GMR 17,13 -
ATOR	 17, 15
	
13 -
S1 "i
4	 5
'	 +21 I LJ	 I
	 SCOPE
POWER
	
-15.5
SUPPLY
VSCA
JDIGITAL
TRIGGER VOLTMETER
Figure 6- 23• GMR Test Con-aection
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ON Out put Voltage Readings (vo lts )
SN	 -30°F +75°F +200" F
30/	 30.077 30. 070 X034.
308	 30.056 30.028 -3.0.00
31'	 291.912 29. Ifur 29.962
_^3/9	 291.PA7 29.953 29.953
0,0/	 ,30.1x6 30.0x1 3o. /Vo
_ o^ 6 _	 o.006_ 29. !89 29. 99s'
2 9. P9	 2!. !BO
30,12 Z	 30, oys-
7003 30.030 29, f2jo 2'. !96
7001 3 o. ovo 29.913 2P, 4As
6007 30./0S 30.038 30. OS6
6005 30.02s 30.0/1 3 0. ooSgoo y 30. oss 30•oas .06Y
6003 3o. oy_ 29.990 29.99y
5003, 27-P78 29. !B/ .*? o. 0 3 Z
Soo y 30. oyi 30.00,7 -30.0.3  7
29 1 29.9f/ 29.975 2 9.973
Soo/ 30.027 30,050 30-02.0
yoos 30.000 30.o16 30. 0/v 
,Y*O V 319. 00Y 29.96E 24. !83
Voo2 30.0so 30.OSy 30.1090
foo/ 30.0/8 3o,o23 30.0/6
r=
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e
OFF Output Voltage Readings OW)
	
SN	
-300F
	 +75°F
	
.22	
. o y
	
308	 .20
	 .03
	
31S	 •/y
	 . /3
3/9
	
_ 
o/	 23	 .Oy
	
yot	 , o7
+200° F
. os
.os
. D1
.O/
.D6
.08
7o°iboo_
foo ,
6009
X003
Soo jr
Soo y
00 2
Soo/
yooS
yo o y
V00 2,
yoo/
x.07
-. 06
06
- o,s
06
-.06
D6
-, oS
-. 0 1f
-.oS
OS
_, os
oS
-.P^5,
-.06
-.019
-.O 6
. o err
-.oB
-•,06
-. oy
.oy
27
-,oy
-.oy
Oy
- oy
- ♦W , oY
^. 02
t.D6
+.Dy
f. ClS
t, 07
f.OS
72
f.oy
2 0
f .s0
Y-. 03
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Switching Time Readings (µsec)
SN _	 -300F	 +750F	 +200oF
t on	 toff	 ton	 toff	 ton	 toff
3 of 
—^ 2. 7
31S 	7 2v .^_ _lam_	 _ Ir
V06
	 9_	 9	 20
e
700 S
700
7002
700/
5007
coos
600y
6063
SDoS
Soo.^L_
.moo°/
yDD^L—
Moo v
z 7 2_
_L 2. _L if
2.0 20
3• S _2/
p
2.S -Ij*_
—P -2,3-
2.7 .Q_
—L— 17
2. o 
_17
3.6	 a!.s Ac_
2.8 13
_ 
L2._
2.3 - .Q
2.0
:_8__
1.7
z 1^
40 /.3—
A B &_
.p /2
2.7 /-
AA 1.
--A _ _1/
1L-
^_ 1L_
y
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6.3.1.3 Gated Transducer Regulators (GTR).
The GTR is measured with the test connection shown in Figure 6-24.
Each GTR is mounted on a signal modifier printed circuit card. The
printed circuit board pin connections are shown in Figure 6-24.
With the signal generator disconnected and S1 closed, the ON
voltage is read on the digital voltmeter, first with S2 open and then
with S2 closed. The peak-to-peak noise is then measured on the oscillo-
scope. With S1 open and S2 closed, the OFF output voltage and OFF
supply current are measured.
With S1 open and S2 open, the signal generator ON and set tc 1 KHz
switching rate, the regulator is switched ON and OFF. The 10% to 90%
turn ON and turn OFF times are mean-fired on the oscilloscope.
t
SIGNAL
	
3	 1
GENER-
	 100K
ATOR
	
GTR
-^	 17,15 17,1'
S 1
	
2 17,15
+16 j	 I A
DIGITAL
SCOPE VOLT-
METER
3 J
S2
375C'	 2.4K U
POWER SUPPLY
Fig, !re 6-24. GTR Test Connection
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31s	 to_os3
	 /c, OV*l
3/7	 292 7
	/o.033
yo/	 /0,0/s	 /P. 02 P
yo 6
	 /10.0/6	 /0,021
9.
/o . DOs
i
ON Output Voltage Readings (volts)
SN	 -30°F	 +750	 +200°F
30/
	 9.9g -C_ 1p, 007
	 /O.0 /17
3 08	 /O.Ofl.c
	 /0_ D,S/	 9. 993
/4.028
o,0.28_
16-007
/0-00V
j0, 0/0
/o.O//
/o. oQ
/0. CPO/
j0.00S
/10.1010 y
D
/o.035
P . 9 9 B
/0-007
9. 9QS
9. 9 9S
/ 0, 00 6
9. 990
9.996
9! P? r
/0-005'
9.998
9. ?73
/0, 0/2
9. ?95P
9.97-
/0. Poo
7o0 ^- 0
^oa 3
700/
6Do ^
loos	 02/
icooy	 9.98/
6,003
	
g 9TH
sOOs	 /D. AD6
s'oa
.
,f _
sop 'l	 9,792
SDo/	 99y
yoos
flop y	 9.98
keQ
 2	 Q T7 7
fro of	 9.99 7 ZQ._OD 3
6-5110	 c
SN
301
3o fi?
3/S
31P
yon
06
	y 	 6	 0
	
3	
_ 3	 3
-300F +75:)F
	 +2000F_
/S /p	 S
3 2	 3
Y 3	 3
S	 3
_
13
ON Noise Readings (mV peak-to-peak)
e
loos
700 3
_Too/
X007
600S
60o y
boo 3
SoOS
SOO V
Soo 2
Soo /
f,loo/
z
7
3
y
3
—3
S
3
S
y
9
S
3
Y
7
	
2	 17
2
2
	
s	 6
	
2	 3
	
2	 2
	2 	 3
y
z
	
3	 /7
	
/o	 g
	
3	 2
	
3	 3
	
2	 3
	
3	 3
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6OFF Output Voltage Readings rN
SN	 -300F +750F	 +2000F
30f	 2.5'B S. s A
-3D B	 . o 0 00	 • /S
3Z.s	 .02 2. oo	 /..^Y
31f	 . 00 .00	 .23
S',DL._ 	. D D . DO _	 .0/
foe	 .og S! /7	 /9,73
loos
	
. 06	 .83	 /2 .s/
T^	 .00	 00	 .36
700 3	 . DO	 .00	 1.9 2.,--
loo/	 oQ 
	
.00	 . .60
,&007
	
Do	 .00	 .39
6ODS
	
.00
	 00	 if
600v	 .00
	 . 2S	 7. is
6003	 .00	 . vo
	
.23--
5,00s,	. (j D	 . OD	 1.33
-S-ea-y—	 .oo	 . Oo	 1,73
Soo 2	 .Ott	 .00	 _ .1'r6
_Son/	 . 100	 .00	 -.96
yes	 . oo	 —,Oo_	 1,33
yDbr	 .00	 .OD	 3.31
Sloe 2_	 .00	 , o /	 2. DS
voc /	 . 00	 . o o	 -do
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Switching Time Readin gs 61sec
SN	 -300F	 +75oF	 +2000F
	
t on	 toff	 ton	 toff	 ton	 toff
301	 -3.3- z O	 3./ / ..S	 /. 9
308_ 3.6_AV 3•2 2.2	 2,9 2.s
3/S	 3.6
	
/,s_ 3.y	 Z.y	 3.3	 ^.y
	
3.0
	
AS	 2.8 2.0	 ^• S . 2.3
10 6
	
fl, 2^ /.0	 3.8	 /.2
	 3.9
	
2.0
V.-
7ocS 2.5 ._ A/	 2.S -2,-p
2.8 418
-
3. © 
-L_Z_
2.Z _2L-
2.7 1, 1
^' ? _ _2. a__
2. ^V A S
.:! _2,a
_ 2..3
3.0 2.0
2.6
	
/.7
3.0 -2--if-
3.2.
	
/.9
2.7	 2.0
700,y	 610 /.2
7003	 3.0 /.D
700/ 3. 2 _F
6007	 3,0 /./
6006'
	
2,7
	
.O
6 0o r
	 /,2
6003 2.3 /.D
SPDX , 2. a Az
Soo y 3.2 Al
Soo	 3.2;	 A fy
SOo/	 3• z .1.2
yooS	 3.6 1.0-
yoe y _ 3.3	 /. S'
YQo s _3• ^ ^_
Y0o	 ^. 9
	 42,
2.6	 2,.0
5-,X
2.7 1.1
2.8
2. B
3.0	 Z.6
2.2
IS _I-
Z• 7 z.S
3. o
.^ 2.7
2-S_
_
2.i	 2. V
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6.3.1.4 Phase Sensitive Demodulator, 0/dc
Table 6.2 shows the printed circuit board pin connections for the
0/dc signal modifier.
6.3.1.4.1 Offset, Gain, Linearity, and Ripple Measurements
The test configuration of Figure 6-25 is used to make the offset,
gain, linearity, and ripple measurements.
AC DIGITAL	 I	 VOLTAGE
VOLTMETER
	 I	 DC DIGITAI,
	
+2.500
	
VOLTMETER
ATTEN-	 +-22	
6	
-.—_--
UATOR	
signal iU_
21
I
AC SINEWAVE
GENERATOR
	
i +/DC	 18
20
ref . in
	
to	 S1	 1
1	 7	 17	 5
F15	 -15
	
OSCILLO-
_	 50K
	
SCOPE
POWER SUPPLY
Figure 6-25. 0/dc Offset, Gain, Linearity, and
Ripple Test Configuration
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TABLE 6-2. O/DC PRINTED CIRCUIT BOARD PIN CONNECTIONS
-15.15 volts
+2.5 volts
+15 volts
ground II
ground I
output
- reference input
+ reference input
- signal input
+ signal input
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
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1) Connecting the reference input in phase means connecting the
reference + to the signal in +, and the reference - to the
signal -. Connecting the reference input out of phase means
connecting the reference + to the signal in -, and the
reference - to the signal in +. The reference is always kept
at a `sigh level, > 5 volts rms, while the signal input
amplitude is reduced.
2) Connect the reference input to the ac generator; disconnect
the signal input; and short the signal input terminals. Set
the +2.500 reference voltage to within + 0.002 volts. Measure
and record the output do voltage.
do Offset Volta¢e (mV
SN	 -300F	 +750F	 +200oF
^Z. Y F
	 -2.	 2.+,S,/
	
2 .IPS	 VOV
3	 z.YeY	 Y77
	
2,103	 2.y7B
	 1. y76
5	 2.5/Y	 LIZ 7	 11.524
	
2 . / 7 E	 2.5/J	 2.316
7	 2•Y O7 	 2. ySB	 2. V87
	
2.507
	
2. 52 6	 2. s0ey
9	 2. VO s	 2. V?J	 2, Ysa
3	 z .S3/	 2. V?	 2. Y e 6
I
L
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i
I 3) Connect the signal input to the attenuator and the reference
input to the ac generator in phase. Set the signal input to
5 volts rms within 5 mV. Read and record the output do
voltage with S  open.
(volts)
-300F
V IP P s-
y96P
V, Pica
S' oz_
S! 9s—
S. 03o
+7 50F
ill 9 86
V, 9? 7
Y, 97 2
Y. P70
^5'. 03 A
S. 03 2
S'0/7
+200oF
V. 9 9
-A^9 7 2
'/96$3
s.oyJ!
y 9^0
S. [xSQ
V. PIP 7
^S, oo/
SNi
z
3
s
9
t
4 1, With the oscilloscope, read and record the peak-to-peak
ripple.
(MV)
Sri	 -300F	 +750F	 +200oF
/	 9	 g	 9
	
z	 z
	
3
	
/2
S	 1^	 _ / D	 !o
	
_ d	 9	 8	 7
7	 13
	
i3	 7	 6	 _	 B
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5) Reverse the phase of the reference to be our of phase. Read
and record the do output voltage.
(volts)
SN -300F +750F +200oF
/ f. 02O - . 210 _ -.&S-1
? -. O/Y -.02S -.o32
3 - L- 0/3	 _ . of 6 - O /S 
-.0/2 -. or y -. 01S*
007 f. o/Y f. 02J
6 t. 02 91_ f, 023 Oy 9
7 t. 007 f.0- y .000
I.L . 016 f . O 3 fL_
9 . APO -. Off_ . 0 00
i3 t. OoY _ -. 017 -.037 
6) Calculate the transfer gain.
SN	 -300F +75')F +200oF
I	 • Y f7sO06 . So /S'
2	 •S013 5022
_	 3	 . y98z _Y9B8 .y9e7
y	 .Y980
s	 .SO/B
.mpg
_ 
.Sow_
 
y9B3
. Sot/
_ 6	 _y?79 _ YPB9 +/99y
7	 , Y-P69 . Y9d 9 , k P70 -
ZJ	 . SO /6 _,S0/6 SOLD_
_	 9	 , y9PS . k ?g 7 - ,^^.
13	 .t026 .So3V .5,0.1
4
l:
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7) At room temperature, +75 0F, connect the reference in phase and
set the signal input to 5, 4, 3, 2, 1, 0 volts rms. Read and
record the do output voltage.
(volts)
SN	 5_	 4	 3	 2	 1	 0
y 9e6 y. VS 3,.1" 3.jf 2. MY 2.VR
2.
	
Utz Va2s J. ?rj 3, flt/ 2. f9p 2.YMA
V 970 V, yy 3.9Zy 3. Y)6 2.970 1. yt9j
s. 0-2 rS3 A 4103x IaM .2,030
	
b	 to V. glie 3..fIA 3.0/9 I.S1
—Z— Y.4 z3 y y» J. PAo . '91 2,28z 2, I s
/I s031 V,6 I C V02. 	 .SZ4 3•Ozz i.Stc
13— , . o l 7 +. S,1 y Oz/ I- SO 3.0	 X. rt
8) With the signal input at 5 volts rms, close switches and
read the do output voltage. 'Then calculate the output impedance.
Vo at S 1 Vo at S1
SN Open Closed Ro
/ 3 766 4 966 </o.z
2 Y. 917 y 447 41041 _
3 y 97/ V, 971
V x:970 Y. 74 ^
_T S. 03 7
_
S. 037 4 /Q ft
_ S. G// S. 0// 4/042
7 Y.'P 73 y. F73 _ _ 410 A
_5.03 2 /0 43.
9 y Py/	 _ 410 A-
/3 S0/7 S, 0/ 4/0.O1	 f
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9) Reverse the phase of the reference input to be out of phase and
set the signal input at 5, 4, 3, 2, 1 volts rms. Read and
record the do output voltage.
(volts)
SN 5 4	 3 2	 1
020
 . VBO BBL 1 YBL 1:^BL
z -.	 . V76 •?78 1^1_ 19e2
3 -.0/6- ra 7 ESL 1,42 1. P78
V '• 0L4f Yam	 _ Paz A *,g o 	 1,979
_ S .O/V .5'/6	 40/7 /.SAD	 2.022
Oz - SZ2,
	
!ono /. 91i8	 2.0/7 
7
—
00F . Soo	 . 996 /. YT V
	 A ro
16 —S/7	 40/8 AS/ 9	 2,02/ 
-.006 , y!3	 . !93 /. y4 2	 /• 99Z
13 -.0/7 •Yom-	 P$? AVi2 1 ??£.
10) Calculate the linearity (mV).
Out of Phase In Phase
SN 5 4 3 2 1 0 1 2 3 4 5
ty
^H '^ !.Y G^ lsa -A
^_ Q 1.^ l^ L2 ^$ --t
--L LH -L•2 -46 1 L.& 1.X -Y- --Q
-I- _a -L• Z -LL L&
A-
1L •. o --L-6 -L2 -L• 8 -L_Y t L -6.9 --ff s2
12 al -/d --0 -+-,t . E -l•L -
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(volts)	 (volts)
V at nominal V at 50K added0	 0SN
2
3
y
S
6
7
Q
/3
R.i
^ BOO K fL
> Boo AA
Boo rte.
>BOOK A
>800 k.a
'>BDOK 1L
Book n
> Rook la
> 900* A
> BDOk L
y. 9 72,
V.9 70
S-1038
S. 0v 2
V, 973
S. 032
y. 9r3
S. a7
y. 3 !r6
S! 29^
V. 3/S
V. 32 2
E. V/7
V. V yo
%3oZ.
V.367
y. 9 9 /
V. yea
6.3.1.4.2 Input Resistance Measurements (ohms)
Insert 50K ohms in series with each signal input line and set
attenuator output to 5 volts rms. Record output. Calculate input resis-
tance from
Ri = A 200K	
V0 with 50K added
1
1
^ A	 where A	
V at nominal0
6.3.1.5 ac to do Converter, ac/dc
Table 6-3 shows the printed circuit board pin connections for the
ac/dc signal modifier.
6.3.1.5.1 Offset, Gain, Linearity, and Ripple Measurements
The test configuration of Figure 6-26 is used to make the offset,
gain, linearity, and ripple measurements.
y. 9 B 6
y 997
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IAC DIGITAL
VOLTMETER
AC SINEWAVE
GENERATOR
17
22
AC/DC	 18
21
7	 17	 5
	
+15 ^4	 ^-15
POWER SUPPLY
DC DIGITAL
VOLTMETER
l
50K OSCILLOSCOPE
I
Figure 6-26. AC/DC Offset, Gain, Linearity,
and Ripple Test Configuration
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TABLE 6-3. AC/EkC PRINTED CIRCUIT BOARD PIN CONNECTIONS
1
2
3
4
5	 -15.25 volts
6
7 +15 volts
8
9
10
11
12
13
14
ground II
16
17 ground I
18 output
19
20
21 - signal input
22 + signal input
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0l) Set the ac generator to +1 volt rms. Read and record the do
output voltage.
(volts)
	
SN
	
-3O0F
	
+75oF
	
+2O0oF
	
. pa p 	 992
	
/, ova	 /,003	 .996
	
3 ^. ozz	 /.0/0
	
_ y
	 i. ozz	 /.009	 .9$t
	
S
	 /. D32	 . 997	 .9S'3
	
6	 .999	 .983
	
7
	 1,00s- 	 . 997
	
_ B
	 1,003	 .998
	
9	 A 1012	 . Qss
402.2
2 ) Output Offset (Calculate by subtracting 1 volt do from output
reading)
(volts)
SN
/
3
f—
s
6
7
B
9
-3O0F
.008
. 0^2
.022
.o//
.0/2
.009
.021
+7 50F
-.0/0
. 003
.O/O
.009
.003
.00/
.DOS
.003
.007
.o/y
+2OOoF
-. OD 8
-. o y7
22J
—. ODD_
-. ors
. oo/
I
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0r 3) Set the ac generator to +5 volts rms. Read and record the do
output voltage. Read and record the output peak-to-peak ripple
on the oscilloscope.
(volts)
SN -300F +750F +2000F
96 7 Y. P"6 y. 9 6 ^.
5-0/7 S, 007 V. 9 pS
3 S. GtSS 5,050 .S' . 0.2 1 
_ f S- 051— S. 03 9 S. o 1;F
S S. 0 21 y, 9P/ y.9 Vs
& S. 016 S. 00 y 41,996
7 510/9 S.0/ 0 - ^. oo V
S. oo B V. 99 S y. 9 9y
9 t 9 B e y. 96 o V. 9a/
/ o S o ys S-022- S. o/
Output Noise (MV)
SN -300F +7501' +2000F
/
13
/2,
/y
4Z
/y / y
3 /o 2 /o
y
6 /0 9 9
7 /o
B
9/o
Q
9
Q
9
/o
---
3
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T
4) Calculate the transfer gain (volts do/volts rms).
SN	 -300F	 +75oF	 +200oF
__^ . 99y t 1 ^ 9 ^°_ . 9 926
	
13	 /. 99t	 /. o o^ /	 . 9t 9z
	
3	 _[. ooez	 /. o/ o o	 /. oos 2
	
y	 /.AO^s /.00ys	 .00^o
	
S	
—P922 .99 B S • 9 9B2
	
6	 1, oo / 2_ 1-0 0/1	 /. 000T
	
7
	
Do /S	 /100/2, 
-
1. 0017
	
8	 .99q ^ .99BT
	 .9990
	
9	 , 99 .5	 . P 91z	 .99 1.r
	
io	 /. o 0*2. /. ooys	 ooys
5) At room temperature, +75 0F, read and record the do output
voltage with the input ac generator set at 5, 4, 3, 2, 1,
0.05 volts rms.
(volts)
SN 5 4 3 2 1 0.05
9?66 3.7 177 /•	 BY . Pso .OVA
1-14 0_4 3. Do-$ /-Do .052
-J .S. oy9 V,, op,o . O 2- e2 1.P/o - "s
V , o V. 03/ J 0 2! 2 .0/6 LPQ . OXf!
- -
s'. Pr 2L 3.992 2-PPY A PP6 - Y-9-7 !-art
^- s— OV y uo3 3. Cho/ 2.000 .994P • O 1C R
7 , o/o y o02 3.007 2.00 /. oos , o
y VP 3. f? 3. OW 2.00 1.003 . OSJL
-^ 1 25' 3.9 dO 2-97 6 4 128 •993 . o
_1V 5. 03I V. 017 3 .022 2.0/ /.Oiy .oS
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I6) Calculate the linearity (mV) (at +750F).
SN	 5	 4	 3	 2	 1	 0.05
 if-* 
7	 -Ao -. a -/.6 - r
R 1. 5'	 1A_ -42--.
16.9- -,f,	 -.f•	 -. 6
7) With the ac signal at 5 volts rms, close S 1 and read output
voltage. Calculate output resistance (at +750F).
(volts)
	
(volts)
SN
	 V  at S 1 open
	
Vo at S  closed
	
R_
Y:?66	 < ion,
	
5.007	 S.007	 < / o a
3	 S. o y9	 s.oV Q 	 < ion
y	 5.039	 S.o39	 < /aa .
S	 y.99z	 < /on
6	 S. oo y	 3.00y	 < / o li
7	 S. of o	 < /o il
8	 ^Y. 998	 < /on
9	 y 9s 9	 y. 9S4	 < lo fl
	
03	 < /oft
4
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6.3.1.5.2 Input Resistance Measurements (ohms)
Insert 50 K ohms in series with each signal input line and set
attenuator to 5 volts rms. Record output. Calculate input resistance
from
a ^A 20.0 K11
	
V0 at 50K added
— l^here A =R.
	
1 - A	 V at nominal0
n
SN
3
y
S
6
7
/0
(volts)
V at nominal
0
4', Q 6 6
-T-007
S. OX0
S. 03 9
S Oo y
s. ao
V. 9'r
V. P o
S- 032,
(volts)
V at 50K added
0
3.5'P2
3.X2V
3.7910
3.7t, 9
3.673
3.7x6
3- 770
3.759
3- 7/5,
3. 1r3/
R 
>3opKn
> 3ookA
> 3 ook
>3ook-.
>3 0o&A
>300M A
>3ookxL
>3 00 &A
>3ookrL
> 30O XIL
6.3.1.6 LPA, Low Gain Amplifiers
Table 6-4 shows the printed circuit board connections for the LPA
amplifiers.
6.3.1.6.1 DC Offset and Noise
Same as SCA test procedure, except that the inputs are shorted to
ground.
6.3.1.6.2 DC Gain and Output Impedance
Same as SCA test procedure, except that no attenuator is used
since the input signal levels are high.
6.3.1.6.3 Linearity
The positive gain amplifiers are measured the same as in the SCA
1	
test procedure. The linearity of the negative gain amplifiers is
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•
	
	
obtained by measuring the input and 	 output voltages independently over
the dynamic range. These values are then compared with the best straight
line between nominal zero and full-scale out to obtain the linearity.
TABLE 6-4. PRINTED CIRCUIT BOARD PIN CONNECTIONS FOR LPA
1
2
3
4
	
5	 -15.25 volt power supply
	
6	 +15 volt power supply
7
8
9
10
11
12
13
14
	
15	 ground II
16
	
17	 ground I
	
18	 amplifier output
19
20
	
21	 input (used only for differential
signals)*
	
22	 input (for single-ended signals)
* Must be grounded for single-ended
signals
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i6.3.1.6.4 Frequency Response
Same as SCA test procedure, except that no attenuator is used
since the input signal levels are high.
Output Offset Readings (mV)
SN	 -30°F +75°F +200oF
8	 -// -/y - 8
T	 -.02 . r •^ s
—^_—	 o ±^__ f 3
Noise Readings (mV peak-to-peak)
SN	 -300F	 +750F	 +200oF
k
6-7:
+7 5F
99/
3. o /3
s. oo s • __
s, pop -
-C, o a A
y. 9 B B
S. o/S
+200`F
y. 2 7 7
S. O P&
S• oor
V. r ed
4/. Q2d
S. O 2/
bf, coo
s. o sZ
I
T Gain Readings
	
SN	 -30'F
	
S	 V, ! 72
	
/3	 'T. /.1
	
z	 S. 002
4! 292
s 000
	
S	 ^! 97
	
/ S	 y. 86
	
ko	 S. 006
Calculated Gain
SN
R
1
9
S
/D
-30OF
/. 000 x S
L• ?Op x 2
A Coox 2
I . o 0o
1.000
DODx .2
_/.DOD X -S
+75°F
/. op/ xSS
/. Do0
/. 000x ^_
/. 000x 2
1. 000
^. 000
^. oao x -/
/, oOD1X - 1
/, OD O X - 2
I. o0 o^c •S
+200`'F
.997,xS
pop
000x
/. ODOx 2
f, Po o
/.coo
op , CP O o ^(
I. 000.c - 2
/,000X -2
/, 000x _S
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IOutput Impedance Readings (+75"g)
I
	
Sh	 AV  (mV)
	
B	 G/
_ <^
<1
	
_-- 6	 -	1	 -
-^ ^<
^— <1
<1
	
^o	 <I
R0
<2A
<2A
< Z 11
A
< 2 1L
< 2 -a
< 2 -A
<2A
4212
<2A
-00^+,
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r Deviation From Linearity in mV (+750F)
SN -3 -2 -1 0 +1 +2 +3 +4 +5 +6
0 0 0 _sue 0 G Q 0 0 0
0 0 0 0
!^ o ^0 0 --Q- 0 -0-L^^^^ ^^^^c o -a-
^^._a_ 0 0 -A2-
0 o 0 0 o
0 Q 0
Frequency Response (750F) (volts RMS)
SN 100Hz 1 KHz 10 KHz 40 KHz
R S-P& S O" . 0 3 P'
13 /.00l /.00 2 /.00 7
7 2-0 L. 98q. 430
/2 2.00
6 /.00/ /.DD 4017 •698
I-00 G-Pip . 4l6 10
/ 4000 A00 40/7 ld-^m
_ S -Z.  o00 2,00 9 2 ,077 ,^
15' Z oQ6 L.RLS / 3" .022 /o S a2 7 Slew . o • yy 8
I
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6.3.2 System
6.3.2.1 Power Source
6.3.2.1.1 Voltages
Connect the digital voltmeter to the V +10R, V +SR, and V +2.5R
in sequence and measure and record the voltages. They should meet the
specification stated in 6.1.2.1.1.
V+1OR' (+22) volts input
V+10R' (+28) volts input
V+lOR' (+32) volts input
V+SR' (+22) volts input
V+SR' (+28) volts input
V+SR' (+32) volts input
V+2.5R' (+22) volts input
V+2.5R' (+28) volts input
V+2.5R' (+32) volts input
-300F	 +750F	 +200oF
9. 99B /0.0/0	 9. 99/
9. 99B
7.91?g /o. oii Q 9 Qi
3, oo y S. ofo S, ooj
S. 00 y 5-0/0
S. ODy S. 0/0
_2,104- 2.507 2-SO2,
2-,SD6 2 . SO 7 2.102
1. Sob 2.5ol 2-SO2
6.3.2.1.2 Efficiency
Measure the battery current into the MSCS with the battery at
+28 volts. It should be less than 200 mA.
-300F	 +750F	 +200oF
I in , (28) volts input	 /,SS JNit . /y/ M a., /,YS MA .
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6.3.2.2 Logic Commands and Function
6.3.2.2.1 Channel 0 to 127 Sequencing
(1) Connect the signal generator to the external clock
input and adjust the signal generator for 10 Hz and
approximately 3 V RMS. (Dote that the Ext clock fre-
quency is divided by 10.)
(2) Set the PPT (Power Programmer Tester) as follows:
(a) Ext/Int Clock - Set Ext
(b) MAN/AUTO Mode - Set AUTO
(c) Ext/Int Strobe - Set Int
(d) Ovrd/Norm Strobe - Set Norm
(e) Auto Start Channel, 0000000 (Channel 0)
(f) Auto Stop Channel (N-1), 0000000 (Channel 1)
(g) Auto Stop Channel Override Active (UP)
(11) +28 - Set Norm
(i) Power - Set ON
(3) Power Programmer will then automatically sequence
from channels 0 to 127 at 1 Hz. Visually monitor the
indicator lights to verify proper sequencing from channel
0 to channel 127.
-35"C
	 +250C
	 +950C
Proper Sequencing
6.3.2.2.2 Stop and Start Check In The Sequential Mode
(1) Set the PPT as follows:
(a) Auto Start Channel, 0000000 (Channel 0)
(b) Auto Stop Channel (N-1), 0000000 (Channel 0)
(c) Auto Stop Override Inactive (Down)
(d) All other controls as indicated in 5.5.1.1(2).
(2) Monitor lights to verify sequencing between channels
0 and 1.
(3) Repeat (1) and verify sequencing for the following
channels. (Note: STOP channel is channel N, not
channel (N-1).)
Start	 Lights Start Stop (N-1) Lights Stop
Switches on Channel Switches	 on Channel
1000000 1 1000000 2
1100000 3 1100000 4
1110000 7 1110000 8
1111000 15 1111000 16
1111100 31 1111100 32
1i11110 63 1111110 64
1111111 127 1111111 0
-350C	 +25oC +95°C
Proper Sequencing Q&_ K o X
t
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T6.3.2.2.3 Check of Random Access Mode
(1) Set the PPT as follows:
(a) Manual Mode (UP)
(b) Manual Entry, 0000000
(c) Auto Stop Override, Active - Set Ovrd
(2) Press Manual Load
(3) Monitor lights to verify correlation with Manual
Entry. (Note: "1" indicates light on, "0" indicates light off.)
(4) Repeat (1), (2) , and (3) for the following Manual
Entry:
Manual Entr
1000000
0100000
0010000
0001000
0000100
0000010
0000001
(5) If the lights correlate properly in each case.
the set-reset function has been checked for the
counter in the random access mode, verifying proper
operation in random access mode.
-35°C	 +25 0C 	+950C
Proper Operation 49k	 cok_ Ok_
6.3.2.2.4 Check the Sync Output Signal
(1) Set the PPT as follows:
(a) Ext/Int Clock - Set Int
(b) Man/Auto Mode - Set Auto
(c) Ext/Int Strobe - Set Int
(d) Ovrd/Norm Strobe - Set Norm
(e) Auto Start Channel, 0001110 (Channel 56)
(f) Auto Stop Channel (N-1), 0010001 (Channel 68)
(g) Auto Stop Channel Override: Inactive
(2) Connect the oscilloscope preamplifier input to
the sync output terminal and sync on the positive going
edge.
(3) Monitor the waveform on the scope. The pulse
should be approximately 1670 microseconds wide and
spaced every 15.5 milliseconds.
-35°C	 +250C	 +950C
Sync Signal	 We	 0't_
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6.3.2.3 PAM, PDM, and DPDM Outputs
This portion checks the IRIG specified PAM, PDM, and DPDM waveforms
according to the criteria of Section 6.1.2.3. Since the accuracy of
these three outputs is directly dependent upon the accuracy of the
reference voltages, V+lOR' V+SR' and V+2.5R, these voltages are
simultaneously recorded. The accuracy of the output circuits can
therefore be extrapolated.
6.3.2.3.1 PAM Output
The MSCS is placed in a sequencing mode to check the general wave-
form, timing, and synchronization. The unused channels are alternately
handwired to +5 volt and zero volt levels, thereby providing the
necessary conditions for measuring performance. The MSCS is placed in
the manual mode for measuring the signal transfer accuracies.
1. General Waveform, Timing, and Synchronization
1) Connect the oscilloscope to the PAM output terminal.
Synchronize the oscilloscope on the negative going
edge of the SYNC output from the MSCS.
2) Set the MSCS as follows:
a. EXT/Int Clock - Set Int
b. Man/Auto Mode - Set Auto
c. Ext/Int Stroke - Set Int
d. Ovrd/Norm Strobe - Set Norm
e. Auto Start Channel 0 (0000000)
f. Auto Stop Channel 89 (1011001)
g. Auto Stop Channel Override Inactive i
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3) Monitor the waveform on the oscilloscope and compare with
Figure 6-1. Channels 0 and 1 are hardwired alternately
to 0 volts and +5 volts. See Table 6-5. The outputs of
the first two channels should show alternately +1
and +5 volt signals during the ON period. The OFF period
should be zero volts.
Operates Properly
	
-300F	 -r750F	 +200oF
LO (+22) volts input	 O A,	 O KCB	O^
NORM (+28) volts input	 Qk	 Off_	 OK
HI (+32) volts input	 0 k	 Ohl	 OKe
4) Adjust the oscilloscope vertical sensitivity so that the
scale is 50 mV/cm. Zero the oscilloscope to establish a
ground reference and read the OFF voltage level on
Channel 1. The OFF voltage should be 0 + 50 mV.
-30 0F	 +750F	 +2000F
OFF voltage 0+ 50 mV 	 OA,	 OK
	
O K
5) Measure the OFF and ON period of Channel 1 on the oscillo-
scope using 50% voltage points. The duty cycles should be
47 to 53%. See Figure 6-1.
-30 0F	 +750F	 +200oF
ON period (µsec)	 ..S ) Q	 ..572	 S70
ON period + OFF period	 /60	 /. /y/
	
/ y0
Calculated duty cycle y9. B 76 SA13 7s .So 00 71
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TABLE 6-5. CHANNEL IDENTIFICATION
Channel Output
0
	
0 volts
1
	
+5	 it
2
	
LPA low gain
3
4
5
	 to
6
	 11	 If
7
	 it	 to
8
	 to	 if
9
	
It
10
	
11	 It
11
	 it	 11
12
is
14
15
16
17
18
19
	
v
a^
20
21	
u
22
	
I ^
23
24
25
26
27
28
29
* - Ampli:
Channel	 Output Channel Output
30 60 1000 gain Any
31 ( 61 11 11
32 62
it
33 63 50 gain Amp
34 L 64
35 65
36 u 66  ^c
37 67
of	 11 to
38 68 0/DC
39 69
40 70
41 71
42 1000 gain Amp 72
43 " " " 73
44 11 74
45 It of 75
46 250 gain Amp 76
47 if " 77
48 " It AC/DC
49 of I' of
50 100 gain Amp 80
51 11
it 11 81
5? 11 11 11 8 2
53
11 11 II
083
54 25 gain Amp 84
55 11 it It 85
56 "
if 86
It
t6) Check the waveforms of Channels 88 and 89 to verify the
synchronization specification of 6.1.2.3.1.3 is met, as
shown in Figure 6-1.
-300F	 +75oF	 +200oF
Correct synchronization. 	 0*
	 O /C	 Ok
2. Signal Accuracies and Output Load
1) Set MSCS as follows:
a. Man/Auto Mode - Set Man
b. Ovrd/Norm Stroke - Set Ovrd.
2) Measure the V+5R reference voltage with the digital volt-
meter and record. (Volts.)
-30 0F	 +750F	 +2000F
V+SR' (+22) volts input 5. 00	 .50099 5.
V+5R' (+28) volts input S. 00 VO S. 0/ CPO s.0/00
V+5R' (+32) volts input S. 0010 5.0/o/
	
Jr. 0/00
3) Connect the digital voltmeter to the PAM output and select
Channel 0 and record data; then select Channel 1 and
9
record data. (Volts.)
PAM Output Voltage 	 -300F	 +750F	 +200oF
Ch 0, (+22) volts input /.0005	 .9966	 . 79
Ch 0, (+28) volts input /, 000 6	 . Q 9_d_gL • IF e 9s
Ch 0, (+32) volts input 1.0007 .9969 . , fB9S
Ch 1, (+22) volts input . 1,0026V 5. 00 2f V. 98 y3
Ch 1, (+28) volts input .T. 00.18 5*. 0027 y. 98 YY 	 =
Ch 1, (+32) volts inpu t_ .S.00190 5.0027	 .7 If OK
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PP
0Channel 0 should read +1.000 + 0.050 volts, and
Channel 1 should read +5.000 + 0.050 volts.
4) Select Channel 1 and apply a 1 0OK ohm load to ground at the
PAM output. Measure PAM output and record.
-300 F	 +750F	 +200oF
Ch 1, +28) volts input
R  = 100 K ohms	 5,0020Y. 1, 00YY. ^! 9 839 '/,
Compare these readings with those taken at no load. There
should be less than + 0.005 volt change.
6.3.2.3.2 PDM Output
The MSCS is placed in a sequencing mode to check all PDM specifica-
tions. Channels 0 and 1 are hardwired to 0 and +5 volts, respectively,
and are theref.a a used to check PDM accuracies.
1. General Waveform, Synchronization, and Rise and Fall Times
1) Connect the oscilloscope to the PDM output terminal.
2) Set the MSCS as follows:
a. Ext/Int Clock - Set Int
b. Man/Auto Mode - Set Auto
c. Ext/Int Stroke - Set Ext
d. Ovrd/Norm Stroke - Set Ovrd
e. Auto Start Channel 0 (0000000)
f. Auto Stop Channel 1 (0100000)
g. Auto Stop Channel Override Inactive
3) Monitor the waveform on the oscilloscope and compare with
Figure 6-2. The last four channels are being monitored
since they include a zero input, full scale +5 volt input and
two synchronization channels. The Type lA5 oscilloscope
preamp should be used for this measurement to allow a
precision voltage reading of the +5 volt pulse.
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Check the general waveform with reference to Figure 6.2 to see
that Channel 0 has a 110 µsec, +5 volt pulse; Channel 1 has a
660 psec, +5 volt pulse; Channels 88 and 89 are zero; and the
OFF voltages are zero.
-30oF	 4-750F	 +200oF
PDM operates properly 	 OR
	
4? A'—
4) Adjust the oscilloscope to 0 volts reference and a 0.005 volt
per cm vertical scale. Read and record the OFF voltage level
of Channel 0. It should be 0 + 0.050 volts.
-300F	 +750F	 +200oF
OFF voltage, Ch 0,
no load	
—/3 AIV
	
/.3 MV /3 M V
OFF voltage, Ch 1,
100 K ohm load 
	 y 	 l3 M V
5) Adjust the oscilloscope to +5 volts reference and a 0.005 volt
per cm vertical scale. Read and record the ON voltage level
of Channel 1. It should be +5.00 + 0.10 volts.
-30 0F	 +75')F	 +200oF
ON voltage, Ch 1,
no load
	
S. 000 `/, S. 00S Y.
ON voltage, Ch 1,
100 K ohm load	 .s 000 V. 5. 000 V S'. P pa y.
6) Check the 10% to 90% rise and fall times of the PDM pulse of
Channel 0. Each should be 5 µsec or less.
Ch 0 rise and fall times 	 -300F	 +75oF	 +200oF
Rise, no load	 T, '/ AA. yde- ./,s`
.
A& J te.
Fall, no load	 /.OT see. /.QA* S [A, /•OTtec .
Rise, 1200 pF load	 .3 0".se, .3m Ste . .a ,w sec..
Fall, 1200 pF load	 2.OA&ser—T sec ,
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2. Signal Accuracies
1) Connect all HP 5245L Electronic Timer, or equivalent, to
the PDM Output, and adjust synchronisation of timer to
measure the pulsewidth of the positive pulse of Channel 0.
2) Measure and record the pulsewidth of Channel 0.
	
-300F	 +750F	 +200oF
Pulsewidth, Ch 0
The +75
0
F reading should be 110 + 10 µsec. The -30OF
and +200 0F readings should be within + 10 µsec of the
+75 0F reading.
3) Change the Auto Start Channel to Channel 1(1000000).
Change the A , to Stop Channel to Channel 2 (1100000).
4) Adjust Timer :o read pulsewidth of the positive pulse
of Channel 1.
5) Measure and record the pulsewidth of Channel 1.
	
-30 0F	 +750F	 +2000F
Pulsewidth Channe l 1 6	 . 666
-- 3^.66^c.
The +75
0
F reading should be 660 + 10 µsec. The -30OF
and +200 0F readings should be within + 10 µsec of the
1 .75 0F reading.
6.3.2.3.3 DPDM Output
The DPDM tests are designed to verify the specifications shown in
Figure 6-3 and listed in 6.1.2.3.
1. General Waveforms
1) Connect the specified load on the output of the DPDM to
ground, with the resistor grounded.
C	 6-64
2) Connect an oscilloscope dual trace preamp, Model TEK lAl
or equivalent to the PDM and DPDM outputs. The DPDM
output is. across the 15 ohm resistor.
3) Check the relationship of the °DM and DPDM outputs.
They should correspond in phase to Figure 6-3.
	
-30 0F	 +750F	 +200oF
DPDM operates properly	 Old,	 D k	 o k
2. Current Output
1) On the oscilloscope, measure the magnitude of the current
pulse by measuring the voltage acress the 15 ohm load
resistors. To meet specification it should be -(240 + 60) mV
and +(240 + 60) mV for the negative and positive pulse,
respectively.
	
-300F	 +750F	 +200oF
Amplitude of negative
pulse
	
—23,Fmy. — 2YSmy. -218 2xiwo.
Amplitude of positive
pulse	 +.2 VI
	
t1SOn+v, rt2 7'9a+v,
2) Measure the rise time of the negative and positive pulses.
They sl. nuld be < 8 µsec.
	
-300F	 +75oF	 +200oF
Rise time of negative
pulse
	 O i(., 2•,&tjr& ^?^lta•
—^— •--
Rise time of positive
pulse
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03) Measure the negative and positive pulsewidth at the 10%
points. They should be 15 + 5 µsec.
	
-300F	 +750F	 +2000F
Pulsewidth of negative	
^^ ^^x^pulse	 /6^ ser A-3Ad& . 1sY4d red
Pulsewidth of positive
pulse	 /b. o	 1DA& sIIC.
4) Measure the pulse overshoot in the opposite direction for the
negative and positive pulses. They should be less than 30%
of the maximum, which is 16 + 4 mA.
	
-300F	 +750F	 +2000F
Overshoot of the
negative pulse
	 80 w+u	 TO w+y.	 60
Overshoot of the
positive pulse	 7/ P" v.
5) Measure the 10% decay time of the negative and positive
pulses. They should be < 50 µsec.
	
-300F	 +750F	 +2000F
Decay time of the
negative pulse
	 e`.	
Z7^
Decay time of the
positive pulse	 ec. 39s&tfc,	 2	 s ec
9
I
t
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6.4 Data Applicable to Optional Tests
Figures 6-27 end 6-28 together with Tables 6-6 and 6-7 may be useful
if tests are to be performed beyond those specified in this report.
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TABLF. 6-6(a). AC INPUT PIN CONNECTIONS
dp	 ( W - White; B = Black)
	
Winchester Connector #7
Channel 68-87
	
AC Input
CHANNEL
	
PIN
	
CHANNEL
	
PIN
	68 W
	
A
	
79 W	 a
	B
	
B
	
B
	
b
	69 W
	
C
	
80 W	 c
	
	
D
	
B
	
d
	70 W
	
E
	
81 W	 e
	B
	
F
	
B
	
f
	71 W
	
H
	
82 W
	
h
	
	
J
	
B
	
j
	72 W
	
K
	
83 W
	
k
	B
	
L
	
B
	
m
	73 W
	
M
	
84 W
	
n
	
B
	
N
	
B
	
p
	
74 W
	
P
	
85 W	 r
	
B
	
R
	
B
	
s
	
75 W
	
S
	
86 W
	
t
	
B
	
T
	
B
	
u
	
76 W
	
U
	
87 W	 v
	
B
	
v
	
B
	
w
	
77 W
	
W
	
B
	
X
	
78 W
	
Y
	
B
	
Z
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aTABLE 6-6(b). AC REFERENCE INPUT PIN CONNECTIONS
(W = White; B = Black)
	
Winchester Connector #0
Channel 68-87 AC Ref. Input
CHANNEL
68 W
B
69 W
B
70 W
B
71 W
B
72 W
B
73 W
B
74 W
B
75 W
B
76 W
B
77 W
B
78 W
B
PIN
A
B
C
D
E
F
H
J
K
L
M
N
P
R
S
T
U
v
W
X
Y
Z
CHANNEL
79 W
B
80 W
B
81 W
B
82 W
B
83 W
B
84 W
B
85 W
B
86 W
B
87 W
B
PIN
a
b
C
d
e
f
h
i
k
m
n
P
r
s
t
u
v
w
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aTABLE 6-7. FRONT PANEL - CHANNEL 1 CONNECTOR
PIN CONNECTIONS
PIN CONNECTIONS
A Multiplexer Output
B PAM Output
C PDM Output
D DPDM Output
E Sync Output
F No Connection
G Ground
I ,
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7.0 CONCLUSIONS AND RECOMMENDATIONS
This contract suffessfully demonstrated the following points:
a. The integrated circuit module electrical specifications
were met over the full temperature range.
b. The system electrical specifications were met over the
full temperature range.
c. The system is ready for a final packaging phase.
Recommended follow-on work includes:
a. Final packaging of system.
b. Incorporation of digitation capability for PCM.
C. Incorporation of a self-calibrating feedback mode to
reduce system errors as a function of time and
temperature.
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